

FUJITSU

4-BIT DIGITAL-TO-ANALOG CONVERTER WITH LOOK-UP TABLE

MB40874

Apr. 1989
Edition 1.0

MB40874 4-BIT DIGITAL-TO-ANALOG CONVERTER WITH LOOK-UP TABLE


The Fujitsu MB40874 is 50 MSPS (Mega Sample Per Second) 4-bit Digital-to-Analog Converter with Look-up Table. The MB40874 is designed for high-speed video application with video RAM. Look-Up Table (LUT) is 16-word 4-bit memory to store luminance data. Instead of changing video RAM data, LUT data updating makes quick luminance change in monochrome video application, and quick color change in color video application.

- Resolution : 4 Bit
- Linearity : $\pm 1/2\text{LSB}$
- Operation Frequency : 50 MHz min.
- Analog Output Voltage : 4.0V to 5.0V
- Digital Input : TTL Compatible
- Power Supply Voltage: +5V
- Power Dissipation : 430mW typ.
- 20-pin Ceramic DIP (Suffix: -Z)
- 20-pin Plastic DIP (Suffix: -P)


ABSOLUTE MAXIMUM RATINGS (see NOTE)

Rating	Symbol	Value	Unit
Power supply voltage	V _{CCA}	-0.5 to +7.0	V
	V _{CCD}		
Digital input voltage	V _I	-0.5 to +7.0	V
Digital output voltage	V _{OZ}	+5.5	V
Storage Temperature	Plastic	-55 to +125	°C
	Ceramic		

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




CERAMIC PACKAGE
DIP-20C-C01




PLASTIC PACKAGE
DIP-20P-M02

PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Fig. 1 - MB40874 BLOCK DIAGRAM



7

PIN DESCRIPTION

Pin No.	Pin Name	Description
1,2,18,19	D0 to D3	Data Input/Output to read/write LUT data
3	CLK	Clock Input for Digital-to-Analog Operation; Operation Speed is dependent on this input. At the rising edge of this input, A0 to A3, $\overline{\text{BLK}}$, and SYNC are latched, and converted signal outputs at OUT.
4 to 7	A0 to A3	Address Input for LUT; During displaying time, dot data from VRAM is input. During display's flying line period, address is input in order to write or read the data of LUT.
8	COMP	Terminal for phase compensation capacitance; Capacitance of 1 μF or more should be inserted between COMP and A.GND.
9	$\overline{\text{BLK}}$	Input to make OUT at blank level; When $\overline{\text{BLK}}$ is at low level, OUT is at blank level. When $\overline{\text{BLK}}$ is at high level, content of LUT is converted and outputs at OUT.
10	A.GND	Ground for Analog circuit
11	D.GND	Ground for Digital circuit
12	OUT	Output of Digital-to-Analog converter; Load resistance should be inserted between OUT and VCCA.
13	RREF	Terminal for Reference Resistance; Reference resistor should be inserted between RREF and VCCA.
15	SYN	Cinput for exclusive-ORed Vertical/Horizontal synchronous signal; This input is used to obtain composite output. SYNC input should be input while $\overline{\text{BLK}}$ is at low level.
16	$\overline{\text{R/W}}$	Mode Switch for Read/Write of LUT This input is effective when $\overline{\text{CS}}$ is at low level. When $\overline{\text{R/W}}$ is at high level, read mode is selected. $\overline{\text{R/W}}$ is at low level, write mode is selected.
17	$\overline{\text{CS}}$	Chip Select for LUT read/write mode
18	VCCA	Power Supply pin for analog circuit
20	VCCD	Power Supply pin for digital circuit

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage	VCCA, VCCD	4.75	5.00	5.25	V
Output high current	IOH			-400	μA
Output low current	IOL			8	mA
CLK frequency	fCLK			50	MHZ
Phase compensation capacitance	C _{COMP}	1			μF
Operating temperature	T _A	0		70	°C

ELECTRICAL CHARACTERISTICS

ANALOG DC CHARACTERISTICS

(VCC = +5.0V±5%, T_A = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Resolution					4	bits
Linear deviation	LE				±1/2	LSB
WHITE level output voltage	V _W		V _{CCA} -15	V _{CCA}	V _{CCA} +15	mV
BLACK level output voltage	V _B	V _{CCA} =5.000V		4.357		V
BLANK level output voltage	V _{BLANK}	R _{REF} =300Ω		4.286		V
SYNC level output voltage	V _{SYNC}	Output I _s		4.000		V
DAC output voltage	ΔV _{DAC}	pulled up	0.9	1.0	1.1	V
SYNC output voltage	ΔV _{SYNC}	to V _{CCA} at	236	286	336	mV
BLANK output voltage	ΔV _{BLANK}	37.5Ω	5	10(71mV)	15	IRE*
GRAY output voltage	ΔV _{GRAY}		85	90(643mV)	95	IRE*

Note: * IRE

The ratio of a reflection signal composition (V_{BLANK} to V_W) and a synchronous signal composition (V_{SYNC} to V_{BLANK}) is a 100:40 on EIA RS343A standard. 1/140 of the sum (Reflection signal composition and synchronous signal composition) is named IRE which is used as unit of a reflection signal.

ELECTRICAL CHARACTERISTICS (Continued)

DIGITAL DC CHARACTERISTICS

(VCC = +5.0V±5%, TA = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Condition	Value			Unit
			Min	Typ	Max	
Input high voltage	V _{IH}		2.0			V
Input low voltage	V _{IL}				0.8	V
Input clamp voltage	V _{IC}	V _{CC} =4.75V, I _I =-18mA			-1.5	V
Input high current	I _{IH}	V _{CC} =5.25V	V _I =7V		100	μA
			V _I =2.7V		20	μA
Input low current	I _{IL}	V _{CC} =5.25V, V _I =0.4V			-0.4	mA
Output high voltage	V _{OH}	V _{CC} =4.75V, I _{OH} =-400μA	2.7	3.4		V
Output low voltage	V _{OL}	V _{CC} =4.75V	I _{OL} =4mA	0.25	0.4	V
			I _{OL} =8mA	0.35	0.5	V
Output leakage current	I _{OS}	V _{CC} =5.25V	-20		-100	mA
Output current	I _{OZ}	V _{CC} =5.25V	V _O =2.4V		20	μA
			V _O =0.4V		-20	μA
Off condition (HI-Z)						
Power supply current	I _{CC}	V _{CC} =5.25V			120	mA

SWITCHING CHARACTERISTICS

Video Output

(VCC = +5.0V±5%, TA = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
CLK cycle time	t _{CLK}	20			ns
CLK high pulse width	t _{wCLK+}	7			ns
CLK low pulse width	t _{wCLK-}	7			ns
Address, $\overline{\text{BLK}}$, SYNC high pulse width	t _{wv+}	18			ns
Address, $\overline{\text{BLK}}$, SYNC low pulse width	t _{wv-}	18			ns
Address, $\overline{\text{BLK}}$, SYNC setup time	t _{sv}	6			ns
Address, $\overline{\text{BLK}}$, SYNC hold time	t _{hv}	3			ns
Propagation time	t _{PD}			25	ns

ELECTRICAL CHARACTERISTICS (Continued)

SWITCHING CHARACTERISTICS (Continued)

LUT Access (Read)

(VCC = +5.0V±5%, TA = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
$\overline{\text{CS}}$ pulse width low level time	tWCSR	100			ns
R/W setup time	tSRWR	10			ns
R/W hold time	tHRWR	10			ns
$\overline{\text{BLK}}$ setup time	tSBR	2xtCLK+6			ns
$\overline{\text{BLK}}$ hold time	tHBR	tCLK+3			ns
Address setup time	tSAR	2xtCLK+6			ns
Address hold time	tHAR	tCLK+3			ns
Data setup time	tDEN			50	ns
Data hold time	tDDIS	15		50	ns

LUT Access (Write)

(VCC = +5.0V±5%, TA = 0°C to +70°C, unless otherwise noted.)

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
$\overline{\text{CS}}$ pulse width low level time	tWCSW	100			ns
R/W setup time	tSRWW	10			ns
R/W hold time	tHRWW	10			ns
$\overline{\text{BLK}}$ setup time	tSBW	2xtCLK+6			ns
$\overline{\text{BLK}}$ hold time	tHBW	tCLK+3			ns
Address setup time	tSAW	2xtCLK+6			ns
Address hold time	tHAW	tCLK+3			ns
Data setup time	tSD	10			ns
Data hold time	tHD	10			ns

Fig. 2 – VIDEO OUTPUT TIMING DIAGRAM




Fig. 3 – LUT ACCESS (READ) TIMING DIAGRAM




Fig. 4 – LUT ACCESS (WRITE) TIMING DIAGRAM





Fig. 5 — DAC OUTPUT VOLTAGE



Note: * Don't Care
Output is pulled up to V_{CCA} at 37.5Ω.

Fig. 6 — EXAMPLE OF MB40874 CONNECTION CIRCUIT






Fig. 7 — APPLICATION INFORMATION



The above application is an example of RGB system using 3 pcs of MB40874. The system allows user to simultaneously display whole 4096 kind of color defined by the number of bit of LUT and D/A converter and promptly change color tone.


PACKAGE DIMENSIONS





MB40874

PACKAGE DIMENSIONS (Continued)



7