
SAB 8256A, SAB 8256A-2 Programmable Multifunction UART (MUART)

- SAB 8256A is compatible with processors up to 3 MHz system clock (e. g. SAB 8085A, SAB 8048, SAB 8051).
 - SAB 8256A-2 is compatible with processors up to 8 MHz system clock (e.g. SAB 8085A-2, SAB 8086 minimum mode, SAB 80186).
- Full-duplex asynchronous serial interface with programmable 5-8 data bits, 0.75-2 stop bits, parity generation and checking.
- Internal baud rate generator programmable for 50-19, 200 Baud; 0-1 Megabaud possible with external baud rate clock.
- Interrupt controller with 8 priority levels; each level independently maskable, programmable for normal and fully nested operation with SAB 8085 and SAB 8086 processor families.
- Five programmable 8-bit counter/timers, internal or external clock, four are cascadable to two 16-bit counter/timers.
- Two 8-bit I/O ports, bit programmable for input/output, handshake mode supported.
- 40-pin dual-in-line plastic package (P-DIP-40)



SAB 8256A integrates four of the most often used peripheral functions in a microcomputer system into a 40-pin dual-in-line plastic package (P-DIP-40): serial interface, parallel interface, timer/counter and interrupt controller. It is primarily suited for systems like SAB 8048, SAB 8051, SAB 8085, SAB 8086,


SAB 8088, SAB 80186 and SAB 80188 which have a multiplexed bus. With some additional circuitry, the SAB 8256A can also be used with other processors. All the functions of SAB 8256A are programmable by software, leading to a great flexibility in system design.

Pin Description and Functions

Symbol	Pin	Input (i) Output (O)	Functions
AD0-AD4, DB5-DB7	1-5 6-8	1/0	Interface to Multiplexed Address/Data Bus Bidirectional lines to 8 data bits and 5 least significant address bits which are latched internally on the falling edge of ALE.
ALE	9	1	Adress Latch Enable The five least significant address bits and CS are latched on the falling edge of ALE into an internal register.
RD	10	1	Read Control The microprocessor reads data from the chip when this signal is low.
WR	11	1	Write Control The microprocessor writes data into the chip with a low on this pin.
RESET	12	l	Reset A high on this pin forces the chip to its initial state. The chip remains in this state until control information is written into the chip.
CS	13		Chip Select A low on this pin during ALE enables the bus interface of the chip. Neither read nor write operations are possible without this enable. The signal has no effect on the internal operation of the chip.
INTA	14	1	Interrupt Acknowledge When this signal is low, the microprocessor informs the chip that an interrupt request is being serviced.
INT	15	0	Interrupt Request The chip demands interrupt service from the microprocessor with a high on this output.
EXTINT	16	I	External Interrupt An external source can request interrupt service through this input. The source can be either a peripheral or another SAB 8256A with its INT pin as the signal source. The input is level sensitive (high). The request must be held high until the processor acknowledges it.
CLK	17	1	System Clock Clock on this input is the reference clock for the timers, baud rate generator and various other functions.

Symbol	Pin	Input (I) Output (O)	Functions						
R×C	18	1/0	Receive Clock If this pin is programmed as an output, it provides a low-to-high transition at the sampling point of each received data bit (excluding the framing bits). When programmed as an input, an externally generated receive clock must be connected to this pin. At DC, its frequency can range up to 1.024 MHz matching the receiver baud rate. The internal baud rate generator is disabled if this pin is used as input.						
R×D	19		Receive Data Input for serial data, which is converted to parallel format while discarding the framing bits and then is made available for the processor.						
CTS	21		Clear to Send This input enables the serial transmitter. If 1, 1.5 or 2 stop bits are selected, CTS is level sensitive. As long as CTS is low, any character loaded into the transmitter buffer register will be transmitted serially. For continuous transmission, this input must be tied to low. A single negative going pulse causes the ransmister buffer register. If the transmitter buffer is empty, his pulse will be ignored. If this pulse occurs during the ransmission of a character up to the time where 0.5 of the irst (or the only) stop bit is sent out, it will be ignored. If this current one. If CTS is still high when the transmitter will enter to idle state until the next high-to-low transition on CTS occurs. 10.75 stop bits is chosen, CTS input is edge sensitive. A negative adge on CTS results in the immediate transmission of the lext character. The length of the stop bits is determined by the time interval between the beginning of the first stop bit and he next negative edge on CTS. A high-to-low transition has no effect if the transmitter buffer is empty or if the time interval between the beginning of the stop bits and next negative edge seless than 0.75 bit. A high or a low level or a low-to-high ransition has no effect on the transmitter for the 0.75 stop bit mode.						
T×C	22	I/O	Transmit Clock The function of this pin can be programmed in 3 configurations. As an output it delivers the transmit clock corresponding to the baud rate. If programmed as an input, an external clock of 32 or 64 times the baud rate that is common to transmitter and receiver, or a 1× clock matching the baud rate which is used for the transmitter only, can be tied to this pin. The maximum frequency is 1.024 MHz. Thus, baud rates ranging from 0 to 16 Kbaud (64×) or from 0 to 32 Kbaud (32×) or from 0 to 1.024 Mbaud (1×) are possible. The internal baud rate generator is disabled if $\overline{T\timesC}$ is selected as input.						

Symbol	Pin	input (I) Output (O)	Functions
T×D	23	0	Transmit Data Serial data output. The parallel data received from the processor and the framing bits added by the SAB 8256A are sent out serially over this output when the transmitter is enabled by the CTS signal.
P27-P20	24-31	1/0	Parallel I/O Port 2 The eight general purpose I/O pins of parallel port 2 can be configured in sets of four pins (nibbles) as inputs or outputs or 8 bit I/O with handshake (control signals at port 1). In the nibble mode the output signals are latched whereas the input signals are not. In the handshake mode both inputs and outputs are latched.
P17P10	32-39	1/0	Parallel I/O Port 1 Each one of these 8 pins can be programmed as input or output. Alternatively these pins can serve as control pins which extends considerably the functional spectrum of the chip. The pins are assigned to special functions implicitly by programming. All outputs are latched whereas inputs are not.
V _{cc}	40	-	Power Supply (+5 V)
GND	20	_	Ground (0 V)



Functional Description

Bus Interface

The bus interface unit, consisting of bus drivers, address latches and bus control logic, interfaces the SAB 8256A to the data, address and control buses of a microcomputer system. The chip is selected by the $\overline{\text{CS}}$ signal, which is latched into the chip along with address lines AD0-AD4 by the ALE signal. $\overline{\text{WR}}$ and $\overline{\text{RD}}$ signals are used to write data into and read data from SAB 8256A.

Signals INT und INTA are used to handle interrupt protocol with the processor.

RESET signal resets the chip to its initial state.

Counter/Timers

Five programmable counter/timers can be used in several modes. Each can be used as an 8-bit timer while two can alternatively serve as counters. Counter/timer 2 and timer 4 as well as counter/timers and timer 5 can be cascaded to 16-bit counter/timers. All counter/timers function as binary down-counters with a programmable initial value and generate an interrupt request on their 1 to 0 transition. An internal register is provided for the initial count of timer 5 and with an external trigger pulse it is possible to reload the initial value into timer 5 (also for cascaded counter/timer 3 and timer 5).

A common clock source with a frequency of either 1 KHz or 16 KHz is available for the timers. In addition, for counters 2, 3 and the cascaded counters, an external clock source can be provided through two pins of part 1.

Asynchronous Serial Interface

For double buffered full-duplex operations both transmitter and receiver have two registers. The received data (5 to 8 data bits, programmable) is assembled to parallel format in the receiver register, the framing bits (Start, Stop, and Parity) are stripped off and stored into the receiver buffer register. The data to be transmitted is first loaded into the transmitter buffer register and then sent out through the transmitter register.

Controlling the CTS signal, single characters on character strings can be transmitted. Baud rate clock (50 to 19,200 Baud) is generated on the chip which is common to both the receiver and the transmitter. It is also possible to provide an external baud rate clock (common or separate for receiver and transmitter) to provide baud rates from 0 to 1.024 Mbaud.

Parallel Interface

The parallel interface consists of two 8-bit ports programmable as inputs or outputs. Each pin of port 1 can be programmed separately as an input or an output. They can also be used as control pins. Port 2 can be programmed as input or output in two 4-bit groups. Port 2 can also be used as an 8-bit input or output port with handshake signals.

Assignment of Control Signals to Port 1

Pins Port 1	P17	P16	P15	P14	P13	P12	P11	P10
Control Function	External interrupt input	Break-In detect input	Trigger input for timer 5 (cascaded counter/ timer 3+5)	Output of the clock of the internal baudrate generator	Clock input for counter 3	Clock input for counter 2	Handshak Signals fo	

Interrupt Controller

The interrupt controller manages 12 interrupt sources (10 internal and 2 external) on 8 priority levels. Normal (every interrupt request immediately recognized) and "fully nested" (recognition based on priority) mode are supported.

The interrupt controller supports various methods of connecting SAB 8256A to the processor. Firstly, the true interrupt mode (using INT and INTA signals for interrupt protocol), secondly, a combination of polling and interrupt (using INT and interrupt address registers). The interrupt protocols of SAB 8048, SAB 8085A, SAB 8086, SAB 8088, SAB 80186 and SAB 80188 are directly supported.

Programming the SAB 8256A

The functional characteristics of SAB 8256A can be programmed by writing appropriate control information into it. It is specially designed for ease of programming. Thus, it is possible to alter individual bits in certain registers like e.g. the Interrupt Mask Register and Command Register 3. All functions of SAB 8256A can be easily used because each unit (e.g. counter/timer, serial interface) has specially assigned registers which can be directly read or written.

Regi	ster Se	elect	:										
		FRO		B0		0		P2C0		P10		9	
		9808		18		TBRK		P2C1		P11		5	
		BITTI	ב <u></u>	B2	2	SBRK	₆	P2C2		P12	ster	77	ļ Į
Read Registers		BRKI	Registe	B3	Registe	0	Registe	CT2	Mode Register	P13	rol Regis	ย	sk Redi
Read R		SO	Command Register 1	8	Command Register 2	NE	Command Register 3	СТЗ	Mode R	P14	Port 1 Control Register	٠ لـ4	Interrupt Mask Register
		S1	ပိ	2	၂ ပိ	IAE	ပိ	T5C		P15	Por	12	Inte
		CLO		EP		R×E		T24		P16		97	
		CL1		PEN		0		T35		P17		[7]	
	AD0 AD1	0		_		<u> </u>	•	-	•	•	_	-	
Address	AD1 AD2	0		0		-		-		0		0	
Add	AD2 AD3	. 0		. 0		0		0		-		-	
	AD3 AD4	0		0		0		0		0		0	
	SAB 8085 Mode: AD3 SAB 8086 Mode: AD4	FRQ		BO		SRES		P2C0		P10		F0	
	AB 808	9808		B1		TBRK		P2C1		P11	,	17	
	o o	ВІТІ	1	B2	2	SBRK	e .	P2C2		P12	p	12	Word
egisters		BRKI	d Word	B3	d Word	END	d Word	CT2	Word	P13	trol Wor	E.1	Enable Word
Write Registers		S0	Comman	8	Command Word 2	NE.	Command Word 3	СТЗ	Mode	P14	Port 1 Control Word	L4	Interrupt-Level
-		S1	ŭ	5	٥	IAE	ŭ	TSC		P15	P.	57	Interru
		CLO		EP		R×E		T24		P16		97	
		CL1		PEN		SET		T35		P17		77	


Matter M						*		_				
Motition Pagisters SAB 8085 Mode: AD3 AD2 AD1 AD0 SAB 8085 Mode: AD3 AD2 AD1 AD0 SAB 8086 Mode: AD4 AD3 AD2 AD1 AD1 AD1 AD2 AD1 AD2 AD1 AD2 AD1 AD2 AD1 AD2 AD			8		8		8		80		00	
L6 L5 L4 L3 L2 L1 L0 D6 D5 D4 D3 D7 D7 D6 D5 D4 D3 D7 D7 D6 D5 D4 D3 D7 D7 D6 D5 D4 D7 D7 D7 D6 D7 D7 D7 D7			10	•	5		10		10		10	
Address SAB 8086 Mode: AD3 AD2 AD1 AD0 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D1 D0 1			D2	ister	02		20		20		05	
Address SAB 8086 Mode: AD3 AD2 AD1 AD0 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D1 D0 1	gisters		D3	ess Reg	D3	Buffer	23	ort 1	D3	ort 2	D3	mer 1
Address SAB 8086 Mode: AD3 AD2 AD1 AD0 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D1 D0 1	ead Re		40	pt Addr	8	eceiver	2	Read P	2	Read P	D4	Read Tin
Address SAB 8085 Mode: AD3 AD2 AD1 AD0 SAB 8086 Mode: AD4 AD3 AD2 AD1 AD0 SAB 8086 Mode: AD4 AD3 AD2 AD1 AD0 SAB 8086 Mode: AD4 AD3 AD2 AD1 AD0 Interrupt-Level Disable Word L6	u.		DE	Interru	DS	<u> </u>	5		50		05	·
Address SAB 8085 Mode: AD3 AD2 AD1 AD0 SAB 8086 Mode: AD4 AD3 AD2 AD1 L6 L5 L4 L3 L2 L1 L0 0 1 1 0 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D1 D0 1 1 1 Transmitter Buffer Write Port 1 Write Port 2 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 Write Fort 2		•	D6		90		90		90		90	
Address SAB 8085 Mode: AD3 AD2 AD1 SAB 8085 Mode: AD4 AD3 AD2 AD4 AD4 AD5			D7		70	1	20		70		D7	
Address SAB 8085 Mode: AD3 AD2 AD1 SAB 8085 Mode: AD4 AD3 AD2 AD4 AD4 AD5		AD0 AD1	•		<u>-</u>	l		l			•	
SAB 8085 Mode: AD3 SAB 8085 Mode: AD4 L6 L5 L4 L3 L2 L1 L0 0 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D1 D0 0 Write Port 1 D6 D5 D4 D3 D2 D1 D0 1 Write Port 2 Write Port 2 Write Fort 2 Write Fort 2 Write Timer 1	ess	AD1	- -		-		0		0		~ ~	
SAB 8085 Mode: AD3 SAB 8085 Mode: AD4 L6 L5 L4 L3 L2 L1 L0 0 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D1 D0 0 Write Port 1 D6 D5 D4 D3 D2 D1 D0 1 Write Port 2 Write Port 2 Write Fort 2 Write Fort 2 Write Timer 1	Addr	AD2 A	-		-		0		0		0	
L6 L5 L4 L3 L2 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D6 D5 D4 D3 D2 Write Port 1 Write Port 2 Write Port 2 Write Timer 1		AD3 AD4	0		0		~		-		~	
L6 L5 L4 L3 L2 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D6 D5 D4 D3 D2 Write Port 1 Write Port 2 Write Port 2 Write Timer 1		Mode: Mode:	2		8		8		8		8	
L6 L5 L4 L3 L2 Interrupt-Level Disable Word D6 D5 D4 D3 D2 D6 D5 D4 D3 D2 Write Port 1 Write Port 2 Write Port 2 Write Timer 1	,	3 8085 1	5		5		50		10		10	
L6 L5 L4 L3 L6 L5 L4 L3 Interrupt-Level Disable V D6 D5 D4 D3 Write Port 1 D6 D5 D4 D3 Write Port 2 Write Port 2 Write Port 2 Write Fort 2 D6 D5 D4 D3 D6 D5 D4 D3 Write Fort 2		SAI	7	p.c			L		\vdash			
90 90 90	S			ple Wo		ffer	-					
90 90 90	egiste		13	l Disal	<u> </u>	ter Bu	D3	Port 1	വ	Port 2	D3	ïmer
90 90 90	Write R		4	pt-Leve	8	ansmit	2	Write	8	Write	8	Write 1
			L5	Interru	52	F	05		02		OS	
			L6		90		80		90		90	
			77		D7		07		D7		D7	

							*		
		00		8		8		Æ	
		10		10		10		OE	
,		D2	er 3	D2		D2		PE	
gisters		D3	/Counte	D3	imer 4	D3	imer 5	BD	egister
Read Registers		72	Read Timer/Counter 3	40	Read Timer 4	72	Read Timer 5	TRE	Status Register
		D5	Rea	05		D2		TBE	
		90		9Q		90		RBF	
		D7		D7		70		INT	
	AD0 AD1	0	1	-	•	•	ı	-	ı
ess	AD1 AD2	0		0		-		-	
Address	AD2 AD1 AD0 AD3 AD2 AD1	-		-		-		-	
		-		-				- -	
	SAB 8085 Mode: AD3 SAB 8086 Mode: AD4	DO		8		00		DSC	
	AB 8085 AB 8086	D1		10		10		TME	
	ωω	D2	er 3	05		D2		RS0	9
gisters		D3	/Count	D3	imer 4	23	imer 5	RS1	ion Wor
Write Registers		74	Write Timer/Counter 3	72	Write Timer 4	72	Write Timer 5	RS2	Modification Word
		D5	Wri	DS		50		RS3	Ž
		9Q		90		9G		RS4	
		D7		70		D7		0	

4


Programming

Command Word 1




Timer Input Frequency
Processor Type Select
Source for Interrupt Level 1
Break-In Detect Enable
Stop Bit Length
Character Length

Command Word 2



Baud Rate Select
System Clock Prescaler
Odd/Even Parity
Parity Enable

Command Word 3




Software Reset
Transmit Continuous BREAK
Transmit Single Character BREAK
End of Interrupt
Nested Interrupt Enable
Interrupt Acknowledge Enable
Receive Enable

Bit Set/Reset in Register 3

^{*)} These bits can only be set, they are reset at the end of the operation.

SAB 8256A

Mode Word



Port 2 Control

Timer/Counter 2 Mode


Timer/Counter 3 Mode

Timer 5 Mode

Cascade Counter/Timer 2 and Timer 4


Cascade Counter/Timer 3 and Timer 5

Port 1 Control World




Input/Output Mode of Ports 1 Pins

Interrupt-Level Enable Word



Enable Interrupt Levels


Interrupt-Level Disable Word



Disable Interrupt Levels

Determination of Interrupt Level


Reading the Interrupt Address Register



Interrupt Level


Response to INTA

SAB 8085-Mode (RST-instruction in response to INTA)




Interrupt Level

SAB 8086-Mode (Interrupt Vector in response to second INTA)



Interrupt Level


Modification Word



Disable Start Bit Check
Transmission Mode Enable

Receiver Sampling Point

Status Register



Framing Error/Transmission Mode Indication

Overrun Error

Parity Error

Break Detect or Break-in Detect

Transmitter Register Empty

Transmitter Buffer Empty

Receiver Buffer Full

Interrupt Pending

Absolute Maximum Ratings

Ambient temperature under bias

0 to 70°C

Storage temperature

-65 to +150°C

Voltage on any pin with respect to ground

-0.5 to +7 V

Power dissipation

1 W

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_{\rm A}=0$ to 70°C, $V_{\rm CC}=5\,{\rm V}\pm5\%$, $V_{\rm SS}=0\,{\rm V}$ (if not otherwise specified)

Parameter	Symbol	Limi	t values	1154	Took oom diki oo	
	Symbol	min.	max.	Unit	Test conditions	
Input low voltage	V _{IL}	-0.5	0.8	V	_	
Input high voltage	V _{iH}	2.0	V _{cc} +0.5	٧	_	
Output low voltage	V _{OL}		0.45	٧	$I_{\rm OL} = 2.5 {\rm mA}$	
Output high voltage	V _{OH}	2.4	<u> </u>	٧	$I_{OH} = -400 \mu A$	
Input leakage	I _{IL}	_	±10	μА	$V_{\rm IN} = 0 \rm V to V_{\rm CC}$	
Output leakage current	I _{LO}	<u> </u>	±10	μА	V _{OUT} = 0 V to V _{CC}	
V _{cc} supply current	I _{CC}		190	mA	_	

Capacitance 1)

Parameter	Symbol	Limit value (max.)	Unit	Test conditions
Input capacitance	Cin	10	pF	f _C = 1 MHz Unmeasured pins
I/O capacitance	C _{I/O}	20	pF	returned to GND

¹⁾ This parameter is periodically sampled and not 100% tested.

AC Characteristics

 $T_A = 0 \text{ to } 70^{\circ}\text{C}; V_{CC} = +5\text{V} \pm 5\%; V_{SS} = 0\text{V}$

Test Conditions

Capacitive load $C_L = 150 \text{ pF}$

The timings are with respect to the following levels:

H-level: 2.0 V L-level: 0.8 V

Rise and fall times: 20 ns

The timings are valid for an internal clock of 1.024 MHz.

			Limi		T		
Parameter	Symbol	SAB 825	6A	SAB 82	56A-2	Unit	Test conditions
		min.	max.	min.	max.		
STB ↓ to IBF ↓	t _{AC}	_	300		300	ns	<u> -</u>
ACK pulse width	t _{ACK}	t _{ADP}	-	t _{ADP}	<u> </u>		
Address stable to data valid	t_{AD}		400	_	230	ns	<u></u>
ACK ↑ to OBF ↓	t _{ADP}		300	_	300	ns	
OBF ↓ to ACK ↓	t _{AED}	0		0	_	ns	
ACK ↑ to INT ↑	t _{Al}		1.5 t _{CY}	_	1.5 t _{CY}	_	-
Address stable to ALE ↓	t _{AL}	50	-	30		ns	
RD and WR pulse widths	tcc	300	-	200	_	ns	<u>-</u>
RD ↑ or WR ↑ to next ALE ↑	t _{CL}	50	_	25	<u> </u>	ns	
Counter input cycle time (P12, P13,)	t _{CPI}	2.2	-	2.2	_	μS	
CS stable to ALE ↓	t _{CSL}	60	-	10	-	ns	-
CTS pulse width for single character transmission	t _{CTS}	1)	_	1)	-	_	
System clock period	t _{CY}	300	-	195		ns	
STB ↑ to INT ↑	t _{DEI}	-	1.5 t _{CY}	_	1.5 t _{CY}	_	
EXTINT ↑ to INT ↑	t _{DEX}	-	200	_	200	ns	<u> </u>
STB ↑ to P2 data stable	t _{DH}	10	_	10	1-	ns	-
Interrupt request on P17 to INT↑	t_{DPI}	_	1.5 t _{CY}	-	1.5 t _{CY}	_	-
P2 data stable before STB↓	t _{DSI}	10	-	10	-	ns	Ī-
T×C↓ to T×D data valid	t_{DTX}	-	300	-	300	ns	Ī-
Data valid before WR↑	t _{DW}	250	1-	150	-	ns	-
EXTINT ↓ after INTA ↑ or RD ↑	t _{HEA}	30	_	30	-	ns	- /
INT ↓ after INTA ↑ or RD ↑	t _{HIA}	-	300	-	300	ns	Ţ <u>-</u>
CS and address valid after ALE ↓	t _{LA}	50	[-	20	<u> </u>	ns	_
ALE ↓ to RD ↓ or WR ↓	t _{LC}	60]_	20	1-	ns	<u> </u>
ALE pulse width	t _{LL}	100	-	50	1-	ns	-

Notes see next page.


Limit values


^{1) 1/32} bit length with transmitter clock with a baud rate factor of 32 or 64. 100 ns when baud rate factor = 1


^{2) 300} ns + (1/32 bit length)


³⁾ Sampling time at bit center


Waveforms


















If INTA is enabled, RST instruction is output on INTA (SAB 8085 mode) or interrupt vector is output on second INTA (SAB 8086 mode) otherwise, interrupt address is output on a read address register operation.








- 1) Instead of INTA, RD can serve as interrupt acknowledge (reading the interrupt address register).
- 2) Read from channel 2.
- 3) If INTA is enabled, RST instruction is output on INTA (SAB 8085 mode) or interrupt vector is output on second INTA (8086 mode). Otherwise, interrupt address is output on a read address register operation.




























- 1) Character format for this example: 6 data bits with parity bit and one stop bit.
- 2) Set or reset bit 6 of command register 3 (enable receiver)
- 3) Receiver buffer loaded
- 4) Read receiver buffer register
- 5) Receiver is active even though no data is sent or status bit set.

No status bits are altered when RD is active.



- 1) Character format for this example: 6 data bits without parity and one stop bit
- 2) Receiver buffer register loaded
- 3) Overrun error
- 4) Framing error
- 5) Interrupt from receiver buffer register loading
- 6) Interrupt from overrun error
- 7) Interrupt from framing error and loading receiver buffer register

No status bits are altered when RD is active.



- 1) Load transmitter buffer register
- 2) Transmitter buffer register is empty
- 3) Transmitter register is empty
- 4) Character format for this example: 7 data bits with parity bit and 2 stop bits
- 5) Loading of transmitter buffer register must be completed before CTS goes low
- 6) Interrupt due to transmitter buffer register empty
- 7) Interrupt due to transmitter register empty

No status bits are altered when RD is active.