



IQS231A/B DATASHEET

Single Channel Capacitive Proximity/Touch Controller for SAR Applications

1 Device Overview

The IQS231A/B ProxSense® IC is a self-capacitance controller designed for applications where an awake/activate on proximity function is required. The IQS231A/B is an ultra-low power solution that uses unique release and/or movement detection for applications that require long- term detection. The IQS231A/B operates standalone or I²C and features configuration via OTP (One Time Programmable) bits. Switching from I²C to standalone during runtime is also possible in order to access all settings while offering the simplicity of a standalone output.

IQS231B offers alternate hardware with identical firmware to the IQS231A. IQS231B hardware offers improved temperature response and low temperature range.

1.1 Main Features

- Integrated SAR user interface offering a simple GPIO output
- Quick release detection effectively prevent false triggers from remaining
- Quick release sensitivity options
- Wide range of control for sensing in high power RF environments
- Pin compatible with devices of same package type (IQS229 DFN10, all ProxSense TSOT23-6 devices¹,IQS211A WLCSP-8 device)
- 1.8V (-2%) to 3.6V Input voltage
- Capacitive resolution down to 0.02fF
- Capacitive load capability up to 120pF
- External threshold adjustment pin (minimize need for pre-empted OTP adjustments)
- Minimal external components (direct input strap)
- Standalone failsafe mode (backwards compatible failsafe output, short pulses on output to indicate operational device)
- Default OTP options focus on safety and passing SAR lab qualification, OTP changes offer performance advantages
- I²C interface option (improved compatibility)



Representations only, not actual markings

- Extended controls in I²C mode (setup in I²C, runtime with standalone output)
- Optional input for synchronized implementations (input to instruct IC when to sense)
- Synchronization output failsafe pulses may be used by the master to synchronize on. Sensing is done after each pulse
- Synchronization input Sensing is only done while Sync input is low
- Low power sensing: 30Hz (default), 100Hz, 8Hz, 4Hz (sub 6uA mode)
- Constant sampling rates during all power modes with rapidly debounced output changes
- Advanced temperature & interference compensation option

¹ Input voltage level and pin functions may differ





1.2 Applications

- SAR sensor
- Integrated hybrid designs (RF and capacitive sensing combined)
- Movement sensing applications (user interaction detection, anti-theft)
- Hold detection for screen activation
- On-ear detection

T _A	DFN10	TSOT23-6	WLCSP-8 (1.5 x 0.9 x 0.4mm)
-20°C to 85 °C	IQS231A	IQS231A	IQS231A (NRFND)
-40°C to 85 °C		IQS231B	IQS231B

1.3 Block Diagram




Figure 1.1 Functional Block Diagram for IQS231A/B

The IQS231A/B supports relative capacitance measurements for detecting capacitance changes. Basic features of the IQS231A/B include:

- Charge-transfer capacitance measurement technology (Analog ProxSense® Engine)
- Finite state machine to automate detection and environmental compensation without MCU interaction (integrated microprocessor)
- Self-capacitance measurements
- Signal conditioning to provide signal gain (Analog Capacitive offset calibration)
- Signal conditioning to provide offset compensation for parasitic capacitance (Analog Capacitive offset calibration)
- Integrated calibration capacitors (Analog Capacitive offset calibration)
- Integrated timer for timer triggered conversions
- Integrated LDO regulator for increased immunity to power supply noise







- Integrated oscillator
- Processing logic to perform measurement filtering, environmental compensation, threshold detection and movement detection







TABLE OF CONTENTS

IC	S231A/B D	ATASHEET	. 1
1	DEVICE	OVERVIEW	. 1
	1.1 1.2 1.3	MAIN FEATURESAPPLICATIONSBLOCK DIAGRAM	2
2	PACKA	GING AND PIN-OUT	. 8
	2.1 2.2	TSOT23-6 & DFN10	
3	REFERE	NCE SCHEMATICS:	10
	3.1 3.2	RECOMMENDED CAPACITOR VALUES	
4	SUMMA	RY: ONE-TIME-PROGRAMMABLE (OTP) OPTIONS	14
5	SUMMA	RY: PROGRAMMING REFERENCE (I ² C MEMORY MAP)	15
6	SUMMA	RY: FEATURES	16
7	FEATUR	ES: EXTENDED DETAILS	19
	7.1 7.2	AUTOMATIC TUNING IMPLEMENTATION (ATI)	
8	I ² C PRO	GRAMMING GUIDE (SUMMARY)	20
	8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8	ADD I2C CONNECTION I2C COMMAND STRUCTURE CONTROL BYTE TEST MODE (ADDRESS 0X45) I2C TYPICAL SETUP I2C READ (EVENT REGISTER) I2C POLLING AND SENSING TIMING MOVEMENT TIME-OUT ACCURACY SAMPLING FREQUENCY VS SENSING FREQUENCY	20 21 21 21 21 22 22
9	CONFIG	URATION OPTIONS	24
	9.1 9.2 9.3 9.4	OTP DETAILS: BANK 0 OTP DETAILS: BANK 1 OTP DETAILS: BANK 2 OTP DETAILS: BANK 3	25 26
10	FULL PF	ROGRAMMING REFERENCE	31
1	1 SPECIFI	CATIONS	35
	11.1 11.2	ABSOLUTE MAXIMUM RATINGS	
12	2 PACKAC	GE INFORMATION	
	12.1 12.2 12.3	TSOT23-6 DFN-10 WLCSP-8	41
13	3 ORDERI	NG AND PART-NUMBER INFORMATION	44
	13.1 13.2	ORDERING INFORMATION	



IQ Switch® ProxSense® Series



1	3.3	DEVICE NUMBERING CONVENTION: 8-PIN WLCSP	45
1	3.4	DEVICE NUMBERING CONVENTION – DFN10	45
14	TAPE AN	ND REEL INFORMATION	47
15	REVISIO	N HISTORY	48





List of Abbreviations

AC Alternating Current

ATI Automatic Tuning Implementation

CH Channel

ESD Electrostatic Discharge

GPIO General Purpose Input/Output

GUI Graphic User Interface

GND Ground

IIR Infinite Impulse Response

IO Input/Output

I²C Inter Integrated Circuit
LTA Long Term Average

LDO Low-Dropout Regulator

MCU Microcontroller Unit

NC Not Connected

OTP One Time Programmable

POR Power on Reset
PGM Programming Pin

Prox Proximity level trigger

RF Radio Frequency

SAR Self Absorption Rate

SCL Serial Clock
SDA Serial Data

SNR Signal to Noise Ratio

UI User Interface

Vss Ground

VREG Regulator Output

VDDHI Supply Input

List of Symbols

A Ampère

°C Degrees Celsius

Hz Hertz

Kbits/s kilobits per second

 $\begin{array}{ll} \text{kHz} & \text{kilohertz} \\ \text{k}\Omega & \text{kilo-ohm} \\ \text{kV} & \text{kilovolt} \end{array}$

μA micro- Ampère



IQ Switch® ProxSense® Series



μF micro-Farad
 μs microseconds
 mA milli-Ampère
 mm milli-meter
 ms milliseconds
 mV millivolt

min minute

nA nano-Ampère ns nanoseconds

 $\Omega \qquad \qquad \mathsf{Ohm}$

pF pico-Farad s seconds

V Volt


V/s Volts per second





2 Packaging and Pin-Out

2.1 TSOT23-6 & DFN10






Figure 2.1 IQS231A/B TSOT23-6 Pin-out

Figure 2.2 IQS231A DFN10 Pin-out

Table 2.1 TSOT23-6-Pin-out Description

IQS231A/B TSOT23-6

Pin	Name	Туре	Function
1	PRIMARY I/O	Digital Input/ Output	Multifunction IO1 / SCL (I ² C Clock signal)
2	VSS	Signal GND	
3	SECONDARY I/O	Digital Input/ Output	Multifunction IO2 / SDA (I ² C Data output)
4	VREG	Regulator output	Requires external capacitor
5	VDDHI	Supply Input	Supply:1.764V – 3.6V
6	Сх	Sense electrode	Connect to conductive area intended for sensor

Table 2.2 DFN10 Pin-out Description

IQS231A DFN10

Pin	Name Type		Function
1	NC		
2	VSS	Signal GND	
3	Сх	Sense electrode	Connect to conductive area intended for sensor
4	VDDHI	Supply Input	Supply:1.764V – 3.6V
5	VREG	Regulator output	Requires external capacitor
6	NC		
7	NC		
8	SECONDARY I/O	Digital Input/Output	Multifunction IO2 / SDA (I ² C Data output)
9	PRIMARY I/O	Digital Input/Output	Multifunction IO1 / SCL (I ² C Clock signal)
10	NC		





Table 2.3 Multifunction Pin Descriptions

Multifunction pin name	Multifunction pin option	Output type
IO1	Proximity output / Proximity output with heartbeat	Open-drain ²
IO2	Sensitivity input / Synchronization input / Movement output / Touch output	Open-drain ²

2.2 WLCSP




Figure 2.3 IQS231A/B 8-pin WLCSP (top view)

Table 2.4 8-pin WLCSP Pin-out description

IQS231A 8-pin WLCSP

Pin	Name	Туре	Function
1	Сх	Sense electrode	Connect to conductive area intended for sensor
2	PRIMARY I/O	Digital Input/ Output	Multifunction IO1 / SCL (I ² C Clock signal)
3	VREG	Regulator output	Requires external capacitor
4	VSS	Signal GND	
5	FLOATING IO	Digital Input/Output	Not used. Floating input during runtime. Recommended: Connect to GND
6	SECONDARY I/O	Digital Input/Output	Multifunction IO2 / SDA (I ² C Data output)
7	VDDHI	Supply Input	Supply:1.764V - 3.6V
8	PGM	Configuration pin	Connection for OTP programming. Floating input during runtime. Recommended: Connect to GND. Connect separate pad/pin for in-circuit programming (separate modules only)

² Requires pull-up resistor





3 Reference Schematics:




Figure 3.1 IQS231A DFN10 Reference Schematic

Footnotes:

- * R5: Place a 47 Ω resistor in the VDDHI supply line to prevent a potential ESD induced latch-up. Maximum supply current should be limited to 80mA on the IQS231A/B VDDHI pin to prevent latch-up.
- ** C1 & C3: See Section 3.1 for recommended values. The target is to prevent the VREG voltage to drop more than 40mV from its regulated value during a sleep cycle (see Figure 9.1).
- ***C5: Example load of 2.2pF. This value may vary to adjust sensitivity. 1pF for higher sensitivity and up to 60pF for proximity detection use. A total load capacitance of 120pF is allowed by the sensing system.
- ****R1: Vary this value to control the RC slope of the capacitance measurement signal. Use for harmonic suppression and to enable a high impedance sensing path in a low impedance system.








Figure 3.2 IQS231A/B TSOT23-6 Reference Schematic

Footnotes:

- * R5: Place a 47 Ω resistor in the VDDHI supply line to prevent a potential ESD induced latch-up. Maximum supply current should be limited to 80mA on the IQS231A/B VDDHI pin to prevent latch-up.
- ** C1 & C3: See Section 3.1 for recommended values. The target is to prevent the VREG voltage to drop more than 40mV from its regulated value during a sleep cycle (see Figure 9.1).
- ***C5: Example load of 2.2pF. This value may vary to adjust sensitivity. 1pF for higher sensitivity and up to 60pF for proximity detection use. A total load of 120pF is allowed by the sensing system.
- ****R1: Vary this value to control the RC slope of the capacitance measurement signal. Use for harmonic suppression and to enable a high impedance sensing path in a low impedance system.








Figure 3.3 IQS231B WLCSP Reference Schematic

Footnotes:

- * R5: Place a 47 Ω resistor in the VDDHI supply line to prevent a potential ESD induced latch-up. Maximum supply current should be limited to 80mA on the IQS231A/B VDDHI pin to prevent latch-up.
- ** C1 & C3: See Section 3.1 for recommended values. The target is to prevent the VREG voltage to drop more than 40mV from its regulated value during a sleep cycle (see Figure 9.1).
- ***C5: Example load of 2.2pF. This value may vary to adjust sensitivity. 1pF for higher sensitivity and up to 60pF for proximity detection use. A total load of 120pF is allowed by the sensing system.
- ****R1: Vary this value to control the RC slope of the capacitance measurement signal. Use for harmonic suppression and to enable a high impedance sensing path in a low impedance system.





3.1 Recommended Capacitor Values

The VREG capacitor value (C1) is chosen to ensure VREG remains above the maximum BOD specification stated in Table 11.3. The combination of C1 (VREG) and C3 (VDDHI) is chosen to prevent a potential ESD issue.

Known issue: In some cases, the IQS231A/B will not recover from ESD events. In cases where a high current source or regulator with low impedance path is present (a source that keeps VDDHI above the BOD level), the ESD event drains the VREG capacitor, but VDDHI voltage remains above BOD. When the ESD event is timed with the "sleep" power mode it causes a firmware run-time failure that only recovers when forcing a POR on VDDHI.

Recommended values to prevent this is shown in Table 3.1.

Table 3.1 VDDHI and VREG capacitor size recommendation to prevent ESD issues with typical hardware combinations

Low power scan time	8ms (default) - 32ms	128ms	256ms
Capacitor recommendation	C1 = 1µF	$C1 = 4.7\mu F$	C1 = 10µF
	C3 = 1µF	$C3 = 2.2\mu F$	C3 = 2.2µF

3.2 Exception to recommended capacitor values

In applications where the VDDHI source has high internal resistance or a high resistance path, it will be required to ensure C3 > C1 to prevent a VDDHI BOD after the IC sleep cycle (see Table 11.3)

Table 3.2 Capacitor Values for VDDHI (C3) and VREG (C1) under certain supply voltage conditions

Low power scan time	8ms (default) - 32ms	128ms	256ms
Capacitor recommendation	C1 = 1µF	$C1 = 4.7\mu F$	C1 = 10μF
	C3 = 1µF	$C3 = 10\mu F$	C3 = 10μF





4 Summary: One-Time-Programmable (OTP) Options

OTP bank 0 IQS231A/B 000000 <u>xx</u> TSR							
Bit7	6	5	4	3	2	1	Bit 0
Movement ti	ime-out	Reserved	Movement threshold	Quick release threshold		Quick relea	se beta
Prox no mov U 00 - 2s 01 - 5s 10 - 10s 11 - Disabled (n/a	0 – 4 counts 1 – 6 counts	00 – moderate counts 01 – strict 10 – relaxed 11 – very strict	150 50	00 – 2 (fast following) 01 – 3 10 – 4 11 – 5 (slow following)	
Prox&Mov Uis 00 – 10s 01 – 30s 10 – 60s 11 – 10min *See time-out a	accuracy section			,			
OTP Bank	1	IC	QS231A/B 00	000 vv 00 TS	P		
Bit7	6	5	4	3	2	1	Bit 0
I ² C address		Proximity Thres (low/high)		AC Filter		Touch thres	
00 – standalone 01 – 44H 10 – 46H 11 – 47H *See time-out a	e accuracy section	Sensitivity input lo active / Mov output Ignore input, no out 00 – 4 counts (¹Wa 01 – 6 10 – 8 11 – 10 Sensitivity input 20kΩ pull-up) 00 – 8 counts 01 – 10 10 – 12 11 – 14	/ Touch output/ tput rning)	00 - 1 01 - 2 10 - 3 11 - 0		00 – 32 counts 01 – 64 10 – 256 11 – 320	
OTP Bank	2		QS231A/B 00	<u>xx</u> 0000 TSR			
Bit7	6	5	4	3 2		1	Bit 0
Increase debounce	Target	Base value		Failsafe	Quick release	User interfa	ice
0 – 6in, 4out 1 – 12in, 8out	0 = 1200 / 1096 (movement) 1 = 768	00 – 100 counts 01 – 75 10 – 150 11 – 200		0 – Disabled 1 – Enabled	0 – Enabled 1 – Disabled	00 – Prox / No 01 – Prox with 10 – Prox with Touch with no 11 – Same as forced on IO2	movement / movement / movement s '10', touch output
OTP Bank			QS231A/B <u>xx</u>				
Bit7	6	5	4	3 2		1	Bit 0
Charge trans	arge transfer Temperature & interference compensation			ATI events on IO1	Sample rate		
00 – 500kHz 01 – 125 kHz 10 – 64 kHz 11 – 16.5kHz 0 – Disabled 1 – Enabled (proximity threst) 01 – Synchroniz 10 – Movement 11 – Ignore inpu		hold adjust) ze input t output	0 – Enabled 1 – Disabled	00 – 30 Hz 01 – 100 Hz 10 – 8 Hz 11 – 4 Hz			

¹Careful design is key when using a threshold of 4 combined with a base value of 100 / 75 and a target of 1200. Contact Azoteq.





5 Summary: Programming Reference (I²C Memory Map)

I'C Communi Address/ Command/ Byte	cations Layout Register name/s	R/W	Default Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DEFAULT COMMS	MAIN EVENTS	R	n/a		DEBUG	SENSING DISABLED	WARM BOOT	COLD BOOT	RELEASE	TOUCH	PROX
POINTER Each read inst	truction returns 'MAIN_EVE	NTS' byt	e as first byt	e. followed by th	e data at the spec	ified address	I				
00H	PRODUCT_NUMBER	R	0x40	0x40							
01H	SOFTWARE_VERSION	R	0x06	0x06 (IQS231)	A), 0x07 (IQS231E	B – Identical to 0x0	06 software)				
02H	DEBUG_EVENTS	R	n/a	RESERVED	ATI_ERROR	CH0_ATI	RESERVED	QUICK RELEASE	EXIT MOV DETECT	ENTER MOV DETECT	MOVEMENT
03H	Reserved	R/W	n/a	RESERVED		T	T ======				I
04H	COMMANDS	R/W	0x00	ATI_CH0	DISABLE SENSING	ENABLE SENSING	TOGGLE AC FILTER	RESERVED	TOGGLE ULP MODE	RESERVED	WARM BOOT
05H	OTP Bank 1	R/W	0x00	Standalone / I2		Proximity threst Read only		AC Filter		Touch thresho Read only	old
06H	OTP Bank 2	R/W	0x00	Increase debounce	Target	Base value		Failsafe pulses IO1	Quick release	User interface	selection
07H	OTP Bank 3	R/W	0x00	Charge transfe	er frequency	Temperature & interference compensation	IO2 Function	puises 101	ATI events on IO1	Sample rate	
08H	QUICK RELEASE	R/W	0x00			threshold LUT			Quick relea	ase beta	
				0xC = 500 0xD = 750 0xE = 850 0xF = 1000	0x8 = 75 0x9 = 200 0xA = 300 0xB = 400	0x4 = 10 0x5 = 20 0x6 = 25 0x7 = 30	0x0 = 100 0x1 = 150 0x2 = 50 0x3 = 250				
09H	MOVEMENT	R/W	0x34		Filter h	alt time		Marramantika	() (alua 2)		
			(2s, 8)	0xC = 10min 0xD = 30min	0x8 = 30s 0x9 = 1min	0x4 = 4s 0x5 = 5s	0x0 = 0s 0x1 = 0.5s	wovernent thr	eshold = (Value x 2) Available ran	ige: 0 - 30	
				0xE = 60min 0xF = 90min	0xA = 2min 0xB = 5min	0x6 = 10s 0x7 = 20s	0x2 = 1s 0x3 = 2s		0 = always mov		
0AH	TOUCH THRESHOLD	R/W	0x07		Id = (Value × 4) +						
ODLI	DDOVIMITY/	D AA/	(32)	December			Available ra	nge: 4 – 1024		00 4	
0BH	PROXIMITY THRESHOLD	R/W	0x00	Reserved				Reserved		00 – 4 counts 01 – 6 10 – 8 11 – 10	
0CH	Temperature & interference threshold	R/W	0x03	Temperature t	racking threshold	when not in touch	/ prox detect	•		•	
0DH	CH0 Multipliers	R/W	n/a	Reserved	Reserved	CH0 Sensitivity 0 – 3	Multiplier	CH0 Compens 0 – 15	sation multiplier		
0EH	CH0 Compensation	R/W	n/a	0 – 255		_					
0FH	CH1 Multipliers	R/W	n/a	Reserved	Reserved	CH1 Sensitivity 0 – 3	Multiplier	CH1 Compens 0 – 15	sation multiplier		
10H	CH1 Compensation	R/W	n/a	0 – 255							
11H	System flags	R	n/a	I2C	TEMP	CH1_ACTIVE	CURRENT_CH	NO SYNC	CH0_LTA_HALTED	ATI_MODE	ZOOM MODE
12H	<u>UI flags</u>	R	n/a	TEMP CHANNEL ATI	TEMPERATURE RESEED	Reserved	UI AUTO ATI OFF	UI SENSING DISABLED	QUICK_RELEASE	Reserved	OUTPUT ACTIVE
13H	ATI flags	R	n/a	Reserved							
14H	Event flags	R	n/a	CH1_ATI ERROR	Reserved		CH1 MOVEMENT	CH0_ATI ERROR	CH0 UNDEBOUNCED	CH0_ TOUCH	CH0_PROX
15H	CH0 ACF_H	R	n/a	Proximity char	nel: Filtered coun	t value					
16H	CH0 ACF_L	R	n/a	0 – 2000							
17H	CH0 LTA_H	R	n/a		nel: Reference co	ount value (Long te	erm average)				
18H	CH0 LTA_L	R	n/a	0 – 2000							
19H	CHO QRD H	R	n/a		nel: Quick release	e detect reference	value				
1AH 1BH	CH0 QRD_L CH1 ACE H	R R	n/a n/a	0 – 2000 Movement cha	nnel: Filtered cou	nt value					
1CH	CH1 ACF_H	R	n/a	0 – 2000	annon i mereu cou	in value					
1DH	CH1 UMOV H	R	n/a		nnel: Upper refere	ence count value					
1EH	CH1 UMOV_L	R	n/a	0 – 2000							
1FH	CH1 LMOV H	R	n/a		annel: Lower refere	ence count value					
20H	CH1 LMOV_L	R	n/a	0 – 2000							
21H	CH1_RAW_H	R	n/a		channel: Unfiltered	count value (if ter	mperature feature	e enabled)			
22H 23H	CH1_RAW_L TEMPERATURE_H	R R	n/a n/a	0 – 2000			Carra control of the		n.		
24H	TEMPERATURE L	R	n/a n/a	Movement cha 0 – 2000	annel temperature	rererence (a previ	ous value of tem	perature channel	1)		
25H	LTA HALT TIMER H	R	n/a		ner to give active f	eedhack on the tir	ne-out Moveme	nt events will res	et this timer		
26H	LTA_HALT_TIMER_L	R	n/a		Oms Timer range		out. Movemen	5451113 WIII 1650			
27H	FILTER_HALT_TIMER	R	n/a	Countdown timer to give active feedback on the fixed 5sec time-out when in filter halt mode (before entering Proximity detect) 0 – 50 x 100ms Timer range: 0 – 5 seconds							
28H	TIMER_READ_INPUT	R	n/a	Countdown tin	ner to signal when	a read operation	is done on IO2				
29H	TIMER_REDO_ATI	R	n/a	Countdown tin	ner to give active for the following from the follo	eedback on the tir	me until re-calibra	ition is attempted	d after ATI-error		





6 Summary: Features

Pin compatibility

Designs using the IQS229 or IQS128 will benefit from a "drop-in" replacement on a production device for evaluation.

Using the added I²C capability on the IQS231A/B will require an added connection to the master device.



A DYCAL-type implementation (referring to dynamic threshold calibration) is recommended as main stability feature for the latest SAR user interface. Passing the device SAR qualification with this type of interface has been proven successful.

"Quick release" detection is the improved "DYCAL"-type implementation and focusses on a release characteristic within a time window.

Movement features add a second level of protection against stuck conditions with the quick release detection.

The quick release will be detected on the proximity channel (not the secondary movement channel) and the signal slope will be monitored to enable the quick release. A single action from a touch/proximity state will trigger the quick release event and the event will only remain as long the proximity state holds.

DYCAL / Quick release

Control in RF environments

Several features are offered to ensure operation in various designs where high power RF signals may influence the sensing signal:

- Increased low frequency sensing options to allow for high impedance filter circuits
- Increased debounce option to prevent RF noise triggers
- Advanced temperature compensation for fast temperature variations caused by high power RF circuits
- Interference compensation for false triggers caused by conducted/radiated noise.

Advanced temperature & interference compensation

An improved compensation feature is offered to prevent false triggers due to quickly varying temperature & high interference environments. This feature effectively tracks temperature changes & compensates for interference only when no proximity trigger is present.

The device offers 3 main UI's intended for SAR use. These are:

- Proximity UI, no continuous movement sensing
- Proximity UI, continuous movement sensing
- Proximity & touch UI, continuous movement sensing during proximity, no movement sensing during touch (No time-out during long duration stationary SAR tests)

User interface selection

In all cases the use of the quick release feature is recommended to prevent typical non-human activations from remaining.

In all cases "no movement" and "movement sensing" refers to the capacitive movement sensing during normal activation. "Handheld detection" and "quick release" features will enable movement sensing with a no-movement time-out, irrespective of which UI is selected.





Summary: Features (Continued 1)



Movement detection is designed to function as human presence detection in a localized area. This device can't be used to fulfil an accelerometer function ("G-sensor" function).


Movement detection

Human presence detection requires an exception in SAR testing because the qualification testing only uses stationary "phantom bodies". Optimized human detection is offered through an integrated separate channel, dedicated towards human detection.

Sensitivity adjustment

Default input use: internal pull-up (20k Ω) by default, tie directly to GND for more sensitive option.

Apart from the simple external adjustment, an external capacitor is recommended for sensitivity adjustments. 1pF is considered a small change in sensitivity, while 10pF changes are considered large. A maximum of 60pF load is recommended for effective proximity sensing.



Failsafe heartbeat

A single pulse of 500µs is integrated on IO1. This pulse is the failsafe heartbeat, sent on each sensing event. This pulse will be sent during the "stabilize time" as shown in Figure 9.1.

The failsafe indicator signal will precede the conversions (sampling). The failsafe signal will be repeated during burst mode in order to offer synchronization output to the master, indicating exactly when sensitive measurements are done. Measurement times have a fixed maximum which the user can implement.

The failsafe signal is disabled by default and may be enabled via OTP option or I²C initialize with standalone setup.

High configurability



Through I²C the IQS231A/B can be used in many ways and the configuration can be updated during later stages of development than with the OTP route.

Switch I²C to standalone

Configure the device via a dedicated I²C type connection and switch to any standalone mode for runtime operation. This minimizes the processor load and spurious content from communication signals.

Unexpected reset conditions should be managed via the failsafe pulse OTP option or by polling the device periodically. When the heartbeat disappears or I²C responds to the polling, default state applies, and the master should reconfigure the device through I²C.





Summary: Features (Continued 2)

	,
Synchronize input	In order to ensure a stable sensing environment, sensing may be done in strategic time windows controlled by a master device.
Automatic tuning (ATI)	The ATI ensures optimal sensitivity during runtime for various sensor environments. Two channels are calibrated (proximity channel and movement channel). Both run on the same Cx pin in different time slots. An ATI-block time is defined to prevent re-ATI loops during touch release events. The ATI-block is fixed for the movement channel, and fixed for the standard touch/proximity channel
Reference signal behavior	LTA: signal reference behavior is optimized for SAR where trigger tests are important in product qualification. The LTA will therefore be slow while still able to prevent typical temperature drift from causing activations.
Start Control Byte S Adr + WRITE ACK Improved I ² C interface	Standard I ² C polling for: • Debugging & normal use • Device polling optimized for guaranteed response (within t _{CLK_stretch} – clock stretching will be applied to the bus SCL line)





7 Features: Extended Details

7.1 Automatic Tuning Implementation (ATI)

External sensor connections are calibrated in the following ways:

- Power On Reset (proximity channel is calibrated at each POR)
- Movement channel is only calibrated with POR when hand-held detection is enabled
- Proximity & movement channel is calibrated when the reference is out of bounds (1/8 of target counts). The reference of the proximity channel is rapidly adapted when capacitance moves away from the trigger threshold OR when an automatic "reseed" is done (Reseed: reference = actual sensor value). The reference of the movement channel is rapidly adapted in any direction of capacitive changes.
- Redo-ATI of the proximity channel can be initiated by the user in I²C mode using an I²C command.

During each proximity channel ATI event, the proximity output is activated to indicate the event and ensure a safe output during the event and in the case of an ATI-error.

7.2 Sensitivity Adjustment

Apart from the simple external adjustment, an external capacitor is recommended for sensitivity adjustments. 1pF is considered a small change in sensitivity, while 10pF changes are considered large. A maximum of 60pF load is recommended for effective proximity sensing.





8 I²C Programming Guide (Summary)

The IQS231A/B device interfaces to a master controller via a 2-wire (SDA and SCL) serial interface bus that is I²CTM compatible, with a maximum communication speed of 400kbit/s.

The protocol acknowledges an address request independently. The I²C hardware module is awake for address recognition while the IQS231A/B is in sleep mode, giving the ability to wake the device at any time and effectively communicate via serial interface. This is different compared to other ultralow power Azoteq solutions where the communications module also sleeps during standard IC sleep times. Repeated polling requests where required in such case.

8.1 Add I²C Connection

When using I²C mode, ensure the connections as shown in Figure 2.2. Internal pull-up resistors are sufficient for communication speeds up to 100kbits/s with low capacitance on the lines (<15pF). For 400kbit/s, be sure to place pull-up resistors ($4.7k\Omega$ recommended)

8.2 I²C Command Structure

By writing to address 0x04, commands are sent to the device. The commands are as follows:

Table 8.1 PC Command Structure

Reg 0x04 Bit	Name	Description	Toggle (yes/no)
0	SWITCH TO STANDALONE (warm boot)	Switch from I ² C so standalone outputs Soft reset, all registers remain as written, UI resets	No
1	AUTO ATI	Enable or disable automatic calibration when sensing signal is out of bounds	Yes
2-4	RESERVED	n/a	n/a
5	DISABLE SENSING	Disables all conversions	No
6	ENABLE SENSING	Enable capacitive sensing	No
7	ATI CH0	Perform re-calibration on proximity channel	No





8.3 Control Byte

The Control byte indicates the 7-bit device address (44H default) and the Read/Write indicator bit. The structure of the control byte is shown in Figure 8.1.




Figure 8.1 IQS231A/B Control Byte

The I²C device has a 7-bit Slave Address (default 0x44H) in the control byte as shown in Figure 8.1. To confirm the address, the software compares the received address with the device address. Subaddress values can be set by OTP programming options.

The IQS231A/B has alternate slave address options of 0x46 and 0x47.

8.4 Test Mode (address 0x45)

During the power-on period (t_{test_mode}) the device will respond to polling requests on address **0x45** (test-mode address). Test-mode is used during IC production and OTP (programming) configuration.

With another device on the I²C bus with address 0x45, power-up sequence and communication timing should be considered.

8.5 I²C Typical Setup

The typical I²C setup would adjust the following registers:

- Quick release beta
- Quick release threshold
- Movement threshold
- Touch threshold
- Proximity threshold
- Filter halt time
- User interface
- IC mode

The rest of the settings will only require adjustment with specific requirement.

8.6 I²C Read (Event Register)

Each I²C read will always return the event register (default address pointer) as the first byte. When reading from a specific register (write address before read), 2x reads should be done. See memory map first line for detail on the event register.

When reading without writing an address, the main events register data (default address pointer) is returned. Consecutive reads will step through the memory map, starting from address 0x00 after the default address pointer.





8.7 I²C Polling and Sensing Timing

Polling may be done at any time. Polling of the specific device will dictate the sensing rate.

Series resistance (example schematic R6 = R_{I2C_series} & R7 = R_{I2C_series}) on the I^2C lines are effective in preventing interference on sensitive configurations. R_{I2C_series} is recommended for using the IQS231A/B on a bus with other devices.

8.8 Movement Time-out Accuracy

When I²C mode is enabled (OTP bank 1 bit7:6 is not "00") the time out settings in register 0x09 bit7:4 will respond as shown in the graph below (typical measured values for a constant polling rate):




Figure 8.2 60 Second Movement Time-out vs Polling Rate

While any polling rate is acceptable for 100Hz sampling, it is recommended to poll slower than the sampling frequency in order to keep an accurate time-out.

8.9 Sampling Frequency vs Sensing Frequency

Sampling frequency (Reg 0x07 bit1:0) is the rate at which samples are taken by the sensor. The sensing frequency (Reg 0x07 bit7:6), or "charge transfer frequency" is the frequency at which the complete capacitive load is charged and discharged.

Depending on the charge transfer frequency, the sampling frequency is automatically adapted to accurately complete charge transfers for 30Hz (default) mode. For 100Hz mode, performance is prioritized, and sampling time may vary during "Prox with movement" UIs or "Temperature & interference compensation" enabled. In such case, Reg 0x07 bit1:0 is not forced to a different value. The automatic adapt is done as shown in Figure 8.3








Figure 8.3 Actual Sampling Period vs Sampling Frequency Selected¹




Figure 8.4 Actual 60 Second Time-out Example1 at Various Charge Transfer Frequencies

¹Testing was done to obtain typical values using the recommended schematic as in Table 3.1 (1uF capacitors for C1 & C3) at 25°C.





9 Configuration Options

The IQS231A/B offers various user selectable options. The options are defined via I²C setup or **OTP** configuration. OTP configured devices can be ordered pre-programmed for bulk orders or in-circuit programming techniques may be implemented during the product-testing phase. I²C setup allows access to all device settings while entering direct output mode when selected by the MCU.

Azoteq offers a Configuration Tool (CT210 or later) and associated software that can be used to program the OTP user options for prototyping purposes. For further information regarding this subject, please contact your local distributor or submit enquiries to Azoteq at: info@azoteq.com

9.1 OTP Details: Bank 0

Movement time-out (bit 7:6)	When no movement is detected within a time period, a movement time- out occurs. The reference is halted until the timer clears. After the timer clears, the reference signal is made equal to the actual signal, nullifying any signal delta that may have caused a proximity or touch event. The timer is reloaded with every movement event detected.
Movement threshold (bit 4)	A low count threshold region is defined for a movement signal internally stored. Movement characteristics accumulate and triggers as soon as it reaches the threshold. The accumulated effect restarts in order to detect the next possible movement event.
Quick release threshold (bit 3:2)	The quick release feature will operate according to the parameters as specified in: • DYCAL / Quick release definition • Quick release beta • Quick release threshold The quick release threshold defines the trigger point for the feature where the counts deviate from a quick release moving average in a certain direction. The direction is with increasing counts
Quick release beta (bit 1:0)	The quick release beta forms part of the quick release feature and is the filter intensity of the reference value used to follow the actual counts. The quick release triggers according to the difference between this reference value and the actual counts. When this value is large, the quick release will trigger for a variety of release types from slow to fast releases. When this value is small, the quick release will only trigger for fast releases.





9.2 OTP Details: Bank 1

9.2 OTP Details: Bani	N I
IC mode (bit 7:6)	Standalone (default), or I ² C. Use I ² C for runtime operation, or switch to standalone after initializing the device The advantage of this "runtime" option is explained in the Switch I2C to standalone section of the features summary. When choosing I ² C, the address options of 0x44, 0x46 and 0x47 exist. Avoid the use of address 0x45 on this I ² C-bus, this could activate a test mode in the IC during a power-up window.
Proximity Threshold (low/high) (bit 5:4)	By default, this is the only trigger threshold in the system (touch threshold also available). The threshold is adjustable in actual counts values (count values can be seen when streaming I ² C value through the IQS231A/B GUI). The threshold is the amount of counts the actual signal falls below the reference signal (long-term average) In the default configuration the input pin IO2 will be active. IO2 = VSS will enable the chosen option in the OTP (4-10 counts) IO2 = VDDHI (8-14 counts) The system will default to the IO2 = VSS option when sync input or movement output is enabled.
AC Filter (bit 3:2)	Incoming samples are slightly filtered by default (AC filter = 1). This option gives the ability to significantly increase the filter strength. Default is an IIR (infinite impulse response) filter of 2 (2^1). The "increased" options enable an IIR filter of 4 (2^2) or 8 (2^3). Movement detection is not affected by this setting. For movement detection the IIR filter is fixed on AC filter = 2.
Touch threshold (bit 1:0)	Threshold in counts that defines the level below the proximity threshold that cancels a quick release event and disables any active movement detection.





9.3 OTP Details: Bank 2

Once a threshold is crossed, a rapid debounce action ensures performance Increase in low SNR environments and short reaction time in low power modes. An **Debounce** increased debounce is offered for situations where RF noise coupling into the (bit 7) sensor is large The target count is an offset value of the actual system capacitance. The actual signal (expressed in counts) will be calibrated as close as possible to **Target** this value. (bit 6) A larger target optimizes sensitivity at the cost of charge transfer time. A lower target offers more stability, but less sensitivity. The base value is a lower target value for the actual signal and implies the Base value system gain. A base value of 100 and target of 1000 implies a x10 gain, while (bit 5:4) base value of 200 and target of 1000 implies a x5 gain.

This bit only has an effect when User interface is set to Standalone.

The output IO1 will have pulses superimposed on the regular output (pulse duration $t_{failsafe}$), separated by the sampling period. A pulse will be on output every time a capacitive conversion is done. Conversion rate and debounce events may be debugged through this output.




Figure 9.1 Conversion signal on Cx Timing Description




Figure 9.2 Conversion Diagram with Failsafe Output Signal

Failsafe

(bit 3)





OTP Details: Bank 2 (Continued)

The quick release feature can be disabled via this bit (enabled by default).

The quick release feature offers improved user experience and does not influence trigger performance. The feature is directed at SAR applications, but also has significant benefits for long-term detection applications.

The touch depth and speed of release is used to detect the instance where the user interaction implies a release condition. This is required for cases where the normal threshold release is not triggered for any of the following reasons:

Quick release

(bit 2)

- Device placed on table while releasing the hand (the capacitive influence of the table remains)
- Place device inside a bag while releasing the hand (the capacitive influence of the bag remains)
- Fit a protective cover during use (the capacitive influence of the cover remains)
- Extreme temperature (cool down) shift causes a shift in capacitive environment
- Capacitance impulse recovery (drop test, transient bursts etc.)

When movement UIs are enabled, the timeout is only active in the proximity region. When in touch, only quick release can get the IC out of a stuck condition. In such case no movement time-out for quick release is fixed at 2sec and no-movement time-out for proximity is as defined in OTPs

User interface (bit 1:0)




Figure 9.3 Proximity UI No Movement





OTP Details: Bank 2 (Continued)




Figure 9.4 Proximity UI With Movement




Figure 9.5 Proximity & Touch UI (With Movement Enabled in Proximity & Movement Disabled in Touch)

User interface

(bit 1:0) (Continued)

User interface

(bit 1:0)

(Continued)





9.4 OTP Details: Bank 3

Charge Transfer frequency

(bit 7:6)

Various charge transfer frequencies are offered to allow for standard reference design filters to highly resistive and reactive filter elements. These options give the ability to retain signal integrity along with the isolation properties of the filter elements. These options are useful for hybrid antenna designs where the RF and sensing signal share the same conductive structure.

Temperature & Interference Compensation

(bit 5)

Advanced temperature compensation is disabled by default. When enabled the IQS231A/B is able to track strong temperature changes when a proximity is not detected. This may be required when the sensor is placed on a PCB with highly varying temperature effects (example: close to an RF amplifier)

By default, IO2 will be a sensitivity adjustment input. An internal pull-up $(R_{internal})$ will by default select a less sensitive option (IO2 = VDDHI). By strapping then pin directly to Vss, a more sensitive option is selected (IO2 = VSS).

When the movement output is enabled, the input defaults to the "more sensitive option" as shown with IO2 = VSS

With the output enabled the movement events are shown on IO2. The output is in an active low, open drain configuration. The output will remain low for t_{awake} when movement is detected, and this will occur during the sample time after the movement trigger occurs (the movement trigger is delayed with the sample rate)

For the no input, ignore output case, the threshold options will default to the more sensitive options i.e. 4/6/8/10.

IO2 function

Sync input:

(bit 4:3)

The input (pin IO2) may be used to detect when to sense and when to halt the sensing.




Figure 9.6 Sync Input of the IQS231A/B



IQ Switch® ProxSense® Series



ATI events on IO1	Calibration events (ATI) are shown on the standalone output pin (IO1). During this time, the calibration is active and proximity events during this time may influence the calibration time. The output is enabled by default and can be disabled through this bit
Sample rate (bit 1:0)	The various sample rates offered are mainly given for the user to determine an ideal balance between power consumption and response time. Overall response times of the IQS231A/B are improved with SAR trigger testing in mind. It is recommended to reduce or disable AC-filtering when using lower power modes to improve reaction time.





10 Full Programming Reference

A detailed list of the I²C registers follows and follows the structure of the <u>memory map summary</u> on page 15.

ADDR	Register name	Bit	Description
xxH MAIN_EVENTS		7	n/a
		6	
		5	SENSING DISABLED – An indication of forced or implied times when no sensing signals are applied to the sense pin. When this bit is set and bit 2 is cleared, sensing is disabled. When this bit and bit 2 is set, sensing is enabled again.
		4	WARM BOOT – A software reset command in register 0x04 will lead to a warm boot. This will imply a reset for the user interface and re-calibration will be triggered.
		3	COLD BOOT – A hard reset (power supply cycle) will cause all registers to return to a default value. This indicator will imply the need to re-initialize the device.
		2	RELEASE – A touch, prox or sensing event may be paired with a release indication to show an exit of the flagged event.
		1	TOUCH – Disabled by default, this bit will be active when a touch and prox user interface is chosen.
		0	PROX - The main feedback bit to indicate an activation
00H	PRODUCT_ NUMBER	n/a	The product number is fixed at 0x40
01H	SOFTWARE_ VERSION	n/a	The software version is 0x06 for IQS231A The software version is 0x07 for IQS231B (firmware identical to 0x06)
02H	DEBUG_	7	n/a
	EVENTS	6	ATI_ERROR – when a recalibration cannot converge, due to external tampering or instability, this bit will indicate the error and implies that the calibration does not offer optimal sensitivity. The PROX event in the main events register will be set along with this bit in such case.
		5	CH0_ATI – An indication that a recalibration of the proximity sensing channel has occurred. With calibration, the PROX output in main events will be set and after calibration, the PROX output will release.
		4	n/a
		3	QUICK RELEASE – The quick release feature is a single event that is indicated here. This event will always imply an "ENTER MOV DETECT" but is not the only event that causes movement detection to be activated.
		2	EXIT MOV DETECT – The user interface dictates when the movement channel is deactivated. The deactivation of movement sensing will be reported in this bit.
		1	ENTER MOV DETECT – Movement detection is user interface dependant and not continually active. Movement detection implies that a separate movement channel is activated. This activation will be reported in this bit.
		0	MOVEMENT – Each trigger detected by the movement algorithm is reported as an event that resets along with each read operation.
03H	Reserved	n/a	
04H	COMMANDS	7	ATI_CH0 – Recalibrate the proximity channel. Only after closing the communications window, a recalibration of the proximity sensing electrode will be started.
		6	DISABLE SENSING – Sensing can be disabled to save power or synchronize sensing in a more complex system and limit certain signals from affecting the measurement.
		5	ENABLE SENSING – Sensing can be enabled at strategic times to limit interference in the sensitive measurement environment. ENABLE / DISABLE sensing will be reflected in the MAIN_EVENTS register. ENABLE
			sensing will result in a "SENSING DISABLED" and "RELEASE" bit being set
			simultaneously.
		4	
		3	simultaneously.
		3	simultaneously. RESERVED
		3 2 1	simultaneously. RESERVED AUTO ATI toggle on/off
		3	simultaneously. RESERVED AUTO ATI toggle on/off SWITCH TO STANDALONE – Triggers a user interface restart in standalone (GPIO) mode while keeping all register changes made. Sending the command will execute as soon as the communications window is closed.
05H	OTP Bank 1	3 2 1 0	simultaneously. RESERVED AUTO ATI toggle on/off SWITCH TO STANDALONE – Triggers a user interface restart in standalone (GPIO) mode while keeping all register changes made. Sending the command will execute as soon as the communications window is closed. Standalone / I ² C mode selection including I ² C address options (see OTP bank definition)
05H	OTP Bank 1	3 2 1 0	simultaneously. RESERVED AUTO ATI toggle on/off SWITCH TO STANDALONE – Triggers a user interface restart in standalone (GPIO) mode while keeping all register changes made. Sending the command will execute as soon as the communications window is closed. Standalone / I ² C mode selection including I ² C address options (see OTP bank definition) *To switch to standalone mode directly from I ² C mode This powerful feature enables the designer to configure the device in I ² C mode and thereafter reduce the I ² C overhead and related EMI by switching to standalone for runtime. The actual mode switch occurs as soon as the communications window is
05H	OTP Bank 1	3 2 1 0	simultaneously. RESERVED AUTO ATI toggle on/off SWITCH TO STANDALONE – Triggers a user interface restart in standalone (GPIO) mode while keeping all register changes made. Sending the command will execute as soon as the communications window is closed. Standalone / I ² C mode selection including I ² C address options (see OTP bank definition)







ADDR	Register name	Bit	Description
		4	For reading OTP setting only. Note that the actual proximity threshold is defined in register 0x0B.
		3	AČ Filter (see OTP bank definition)
		1	Touch threshold (read only)
		0	For reading OTP setting only. Note that the actual touch threshold is defined in register 0x0A.
06H	OTP Bank 2	7	Increase debounce (see OTP bank definition)
		6	Target (see OTP bank definition)
		5	Base value (see OTP bank definition)
		4	Failerte (and OTP hands definition)
		3	Failsafe (see OTP bank definition) Quick release (see OTP bank definition)
		1	User interface (see OTP bank definition)
		0	
07H	OTP Bank 3	7	Charge transfer frequency
		6	
		5	Advanced temperature compensation (see OTP bank definition) IO2 function (see OTP bank definition)
		3	102 function (see OTP bank definition)
		2	ATI events on IO1 (see OTP bank definition)
		1	Sample rate (see OTP bank definition)
		0	
H80	QUICK RELEASE	7	The OTP options for quick release (see Quick release threshold in OTP Bank 0) is
		6	extended in I ² C mode to enable a very specific release characteristic. Quick release threshold look-up table:
		5	0x0 = 150 counts
		4	0x1 = 100
			0x2 = 50
			0x3 = 250
			0x4 = 10 0x5 = 20
			0x6 = 25
			0x7 = 30
			0x8 = 75
			0x9 = 200
			0xA = 300 0xB = 400
			0xC = 245
			0xD = 230
			0xE = 335
		3	0xF = 500 Quick release beta – This beta value is an indication of the filter strength used to track
		2	the characteristic of the release signal. The faster the tracking, the less likely the release
		1	will be detected (only very quick events will be detected). The slower the tracking, the
		0	more likely the quick release occur (quick events and slow events will be detected as a
			quick release)
			Practical values for the beta range between: 0 (fast events only) and
			4 (fast and slow events)
			The maximum of 0xF is impractical and high values are not recommended.
0011	140\/F14E1E	-	MOVEMENT TIME OUT D. " " "
09H	MOVEMENT	7 6	MOVEMENT TIME-OUT – Depending on the user interface, a movement detection channel may be started along with specific events (proximity / quick release).
		5	The timer is set and cleared as mentioned in Movement time-out (OTP Bank 0).
		4	No movement time-out value:
			0x0 = 0s
			0x1 = 0.5s
			0x2 = 1s 0x3 = 2s
			0x4 = 4s
	1		0x5 = 5s
			0x6 = 10s
			0x7 = 20s
			0x7 = 20s 0x8 = 30s
			0x7 = 20s
			0x7 = 20s 0x8 = 30s 0x9 = 1min
			0x7 = 20s 0x8 = 30s 0x9 = 1min 0xA = 2min 0xB = 5min 0xC = 10min
			0x7 = 20s 0x8 = 30s 0x9 = 1min 0xA = 2min 0xB = 5min







ADDD	Dogiotor	D:±	Description
ADDR	Register name	Bit	Description MOVEMENT THRESHOLD
		2	MOVEMENT THRESHOLD. Movement threshold = (Value × 2)
		1	Available range: 0 – 30
		0	For description see Movement threshold in OTP Bank 0.
			Note that the movement threshold in OTP Bank 1 is loaded in this register at start up
			and the OTP setting becomes read only. All movement threshold adjustments are
			performed in this register. 0 will cause movement to always trigger.
0AH	TOUCH	n/a	Touch threshold = (Value × 4) + 4
	THRESHOLD		Available range: 4 – 1024 For details on the tough threshold operation and uses one Tough threshold in OTB Bank.
			For details on the touch threshold operation and uses see Touch threshold in OTP Bank 1.
			Note that the touch threshold in OTP Bank 1 is loaded in this register at start up and the
			OTP setting becomes read only. All touch threshold adjustments are performed in this
			register.
0BH	PROXIMITY	7	
	THRESHOLD	6	
		5	Reserved
		4	Neserveu
		3	
		2	Develop to the extend of
		1	Proximity threshold
		0	Available range: 4 – 10 (IO2 low / I ² C mode) Available range: 8 – 14 (IO2 high)
			For details on the proximity threshold operation and uses see Proximity Threshold
			(low/high) in OTP Bank 1.
			Note that the proximity threshold in OTP Bank 1 is loaded in this register at start up and
			the OTP setting becomes read only. All runtime proximity threshold adjustments are
			performed in this register.
0CH	Temperature &	n/a	0 – 255
	interference tracking		Default 3. Low values are recommended for intended effect. Use a higher value when
0DH	threshold CH0 Multipliers	7	using the feature in a noisy environment.
חחח	or to ividitipliers	6	Reserved
		5	
		4	CH0 Sensitivity Multiplier (Values: 0 – 3)
		3	
		2	CLIO Componentian multiplier (Values C. 45)
		1	CH0 Compensation multiplier (Values: 0 – 15)
		0	
0EH	CH0 Compensation	n/a	0 – 255
0FH	CH1 Multipliers	7	Reserved
		6	
		5	CH1 Sensitivity Multiplier (Values: 0 – 3)
		3	
		2	
		1	CH1 Compensation multiplier (Values: 0 – 15)
		0	
10H	CH1 Compensation	n/a	0 – 255
11H	System flags	7	I ² C mode active bit
		6	Advanced temperature tracking active
		5	CH1 ACTIVE – Indicates if the movement channel (CH1) is activated
		4	RESERVED
		3	NO SYNC – no sync input active bit
		2	CH0 LTA HALTED – Indicates that some proximity shift has been detected according
		2	to the threshold in register 0x05 bit 7. This event automatically clears if a proximity is
			not detected within t _{filter halt} ATI MODE – Indicates that CH0 or CH1 is busy with the recalibration routine. Read the
		1	ATT MODE – Indicates that CHO of CHT is busy with the recambration routine. Read the ATI in flags in register 0x13 for more information
			ZOOM MODE – At each threshold of the proximity channel (proximity & touch
		0	threshold), a signal "debounce" is done rapidly. During this rapid event, this bit will be
			set.
12H	UI flags	7	
		6	Reserved
		5	A . ATL ((1)
		4	Auto-ATI off bit
		3	Sensing disabled indication bit
		2	Quick release – Indicates when a quick release action has been detected
		0	Reserved Output active – Indicates an active provimity detection
13H	ATI flags	n/a	Output active – Indicates an active proximity detection Reserved
1011	ATTIIAGS	11/4	110001700



IQ Switch® ProxSense® Series



ADDR	Pogistor namo	Bit	Description
14H	Register name Event flags	7	CH1_ATI ERROR – This will indicate that the movement channel is not operating under optimal sensitivity and the calibration will automatically be redone in t _{redoATI} . The countdown time until next attempt can be read in register 0x25 and 0x26.
		6 5	Reserved
		4	CH1 MOVEMENT
		3	CH0_ATI ERROR – Because of external interference, strong EMI or extreme capacitive load conditions the calibration will not be able to reach the target sensitivity (target count – as defined in register 0x06 bit 6). The proximity output will be set in such case in order to fail towards the safe side. The calibration will automatically be redone in t _{redoATI} . The count-down time until next attempt can be read in register 0x23 and 0x24.
		2	CH0 UNDEBOUNCED – An indication that a proximity event has been detected before a debounce operation has been done.
		1	CH0_ TOUCH – The touch event is flagged here for the duration of the touch
		0	CH0_PROX – The proximity event is flagged here for the duration of the proximity
15H	CH0 ACF_H	n/a	Proximity channel: Filtered count value
16H	CH0 ACF_L		0 – 2000 This count value is related to an offset actual capacitive load. The offset is done though calibration and ensures system sensitivity.
17H	CH0 LTA H	n/a	Proximity channel: Reference count value (Long term average)
18H	CH0 LTA_L		0 – 2000
19H	CH0 QRD_H	n/a	Proximity channel: Quick release detect reference value
1AH	CH0 QRD_L		0 – 2000
1BH	CH1 ACF_H	n/a	Movement channel: Filtered count value
1CH	CH1 ACF_L	7	0 – 2000
1DH	CH1 UMOV_H	n/a	Movement channel: Upper reference count value
1EH	CH1 UMOV_L		0 – 2000
1FH	CH1 LMOV_H	n/a	Movement channel: Lower reference count value
20H	CH1 LMOV_L		0 – 2000





11 Specifications

11.1 Absolute Maximum Ratings

Absolute maximum parameters specified for the device:

Exceeding these maximum specifications may cause damage to the device.

Table 11.1 Absolute Maximum Specifications

Parameter	Absolute maximum				
Operating temperature	IQS231A: -20°C to 85°C				
The second secon	IQS231B: -40°C to 85°C				
Supply Voltage (VDDHI – VSS)	+3.6V				
Maximum pin voltage	VDDHI + 0.5V (may not exceed VDDHI max)				
Maximum continuous current (for specific pins)	10mA ¹				
Minimum pin voltage	VSS - 0.5V				
Minimum power-on slope	100V/s				
ESD protection	±8kV (Human body model)				
Moisture Sensitivity Level (MSL)	1 (DFN-10, TSOT23-6, WLCSP-8)				

¹ High source current may affect the proximity signal output and it is recommended to limit output current to below 1mA to avoid excessive heating and cooling effects on sensitive signals.





Table 11.2 IQS231A/B General Operating Conditions

DESCRIPTION	CONDITIONS	PARAMETER	MIN	TYP	MAX	UNIT
Supply voltage		V _{DDHI}	1.764	n/a	3.6	V
Internal regulator output	1.764 ≤ V _{DDHI} ≤ 3.6	VREG	1.62	1.65	1.72	V
Default Operating Current	3.3V, Scan time = 30ms	I _{IQS231ALP30}		33		μΑ
Full Power Setting	3.3V, Scan time =9ms	I _I QS231AFP		80		μA
Low Power Setting 1	3.3V, Scan time =128ms	I _{IQS231ALP128}		7.5		μΑ
Low Power Setting 2	3.3V, Scan time =256ms	IIQS231ALP256		5		μA

Table 11.3 Start-up and Shut-down Slope Characteristics

DESCRIPTION	CONDITIONS	PARAMETER	MIN	MAX	UNIT
Power On Reset	V _{DDHI} Slope ≥ 100V/s ¹	POR _{VDDHI}	0.32	1.7	V
VDDHI Brown Out Detect	V _{DDHI} Slope ≥ 100V/s ¹	BOD _{VDDHI}	N/A	1.7	V
VREG Brown Out Detect	V _{DDHI} Slope ≥ 100V/s ¹	BOD _{VREG}	N/A	1.58 ³	V

¹Applicable to full "operating temperature" range

²For a power cycle, ensure lowering VDDHI below the minimum value before ramping VDDHI past the maximum POR value

³Table 3.1 Capacitors C1 & C3 should be chosen to comply with this specification








Figure 11.1 Timing Specification During Power-on

*Proximity or touches made during t_{stabilize} will not be recognized but rather be part of the calibration.

Table 11.4 Various IQS231A/B Characteristics

DESCRIPTION	MIN	TYP	MAX	UNIT
t _{init}		15		ms
t _{test_mode}		340	Infinite ⁴	ms
tsensing_inactive 30Hz – default	396		436	ms
t ati	41	41	81	ms
tstabilize 30Hz – default		340		ms
tstabilize 100Hz		128		ms
tstabilize 8Hz		1192		ms
tstabilize 4Hz		2344		ms
tcomms_timeout	-	20	-	ms
t failsafe		500		us
tCLK_stretch		5		ms
tfilter_halt		5		S
t redoATI		10		S
t _{awake}		9		ms
Rinternal		20		kΩ
R _{12C_series}			100	Ω
f _{sampling}	16.5	500	500	kHz

 $^{^4}$ The "test mode" timer " $t_{\text{test_mode}}$ " will reset each time an I^2C event occurs on the bus (eg. stop / start). Ensure that no I^2C communications are done during " $t_{\text{test_mode}}$ ".





Table 11.5 Digital Input Trigger Levels

DESCRIPTION	CONDITIONS	PARAMETER	MIN	MAX	UNIT
All digital inputs	Full VDDHI range	Input low level voltage	0.3 * VDDHI	n/a	V
All digital inputs	Full VDDHI range	Input high level voltage	n/a	0.7 * VDDHI	V

Table 11.6 Digital Output Levels

DESCRIPTION	CONDITIONS	PARAMETER	@1mA*	@10mA*	UNIT
Output voltage low	VDDHI = 3.3V	VoL	0.01	0.1	V
Output voltage high	VDDHI = 3.3V	Voн	n/a**	n/a**	V

^{*} Current sinked into output pin

^{**} Only open drain output offered. Pull-up resistor to VDD recommended





11.2 I²C Timing Specifications

Table 11.7 PC Timing Limits

PARAMETER		Standard	d mode	Fast mod	de	UNIT
		Min	Max	Min	Max	
VIL	SDA/SCL digital input trigger low-level	-0.5	0.3*VDDH	-0.5	0.3*VDDHI	V
VIH	SDA/SCL digital input trigger high-level	0.7*VDDHI	VDDHI +0.5	0.7*VDDHI	VDDHI +0.5	V
fscL	SCL clock frequency	0	100	0	400	kHz
t _{LOW}	LOW period of the SCL clock	4.7		1.3		μs
tніgн	HIGH period of the SCL clock	4		0.6		μs
thd,sta	Hold time (repeated) START	4		0.6		μs
tsu,sta	Setup time for a repeated START	4.7		0.6		μs
thd,dat	Data hold time	0		0		μs
tsu,dat	Data setup time ⁵	100 ^(231A) 250 ^(231B)		100		ns
t _{VD,DAT}	Data valid time	0	3.45	0	0.9	μs
$t_{\text{VD,ACK}}$	Data valid acknowledge time	0	3.45	0	0.9	μs
tsu,sto	Setup time for STOP	4		0.6		μs
t _{BUF}	Bus free time between a STOP and START condition	4.7		1.3		μs
tr	Rise time for SDA and SCL		1000		300	ns
t _f	Fall time for SDA and SCL		300		300	ns
Cb	Capacitive load for each bus line		400		400	
tsp	Pulse duration of spikes suppressed by input filter	No noise pulse suppression filter implemented		ı filter	ns	
t _{WDT}	Clock low time-out (watchdog)	130	140	130	140	ms




Figure 11.2 PC Mode Timing

⁵ IQS231B is recommended for I²C usage at VDDHI=1.8V





12 Package Information

The device is available in three packages: TSOT23-6, DFN-10 & WLCSP-8.

12.1 TSOT23-6




Figure 12.1 TSOT23-6 Packaging

Table 12.1 TSOT23-6 Dimensions

Dimension	Min (mm)	Max (mm)
A	2.60	3.00
В	1.50	1.70
С	2.80	3.00
D	0.30	0.50
E	0.95 Basic	
F	0.84	1.00
G	0.00	0.10
Н	0.30	0.50
I	0°	8°
J	0.03	0.20





12.2 DFN-10




Figure 12.2 DFN-10 Package Dimensions (bottom view)

Table 12.2 DFN-10 Package Dimensions (bottom)

Dimension	[mm]
А	3 ±0.1
В	0.5
С	0.25
D	n/a
F	3 ±0.1
L	0.4
Р	2.4
Q	1.65

Table 12.3 DFN-10 Package Dimensions (side)

Dimension	[mm]
G	0.05
H	0.65
1	0.7-0.8




Figure 12.3 DFN-10 Package Dimensions (side)








Figure 12.4 Recommended DFN-10 Landing Dimensions


Table 12.4 DFN-10 Landing Dimensions

Dimension	[mm]
A	2.4
В	1.65
С	0.8
D	0.5
E	0.3
F	3.2





12.3 WLCSP-8



Dimensional Ref.						
REF.	Min.	Nom.	Max.			
Α	0.310	0.350	0.390			
Α1	0.085	0.100	0.115			
Α2	0.225	0.250	0.275			
D	0.865	0.880	0.895			
Е	1.455	1.470	1.485			
D1	0.300	0.350	0.400			
E1	1.000	1.050	1.100			
Ь	0.125	0.150	0.175			
е	0	0.350 BSC				
SD	0.175 BSC					
SE	0	.175 BS	C			
To	Tol. of Form&Position					
ааа	0.10					
ЬЬЬ	0.10					
CCC		0.05				
ddd		0.05				

Figure 12.5 IQS231A WLCSP-8 Dimensions (in mm)






13 Ordering and Part-number Information

13.1 Ordering Information


Please check stock availability with your local distributor.



IC NAME	231A	=	IQS231A
	231B	=	IQS231B
CONFIGURATION	ZZZ ZZZ ZZ	=	IC configuration (hexadecimal) Default 000 000 00 (other
			configurations available on special request)
PACKAGE TYPE	DN	=	DFN(3x3)-10 (IQS231A only)
	TS	=	TSOT23-6 package
	CS	=	WLCSP-8 package
BULK PACKAGING	R	=	Reel (3000pcs/reel) - MOQ =
	MOQ	=	3000pcs
			1 reel (orders shipped as full reels)

13.2 Device Numbering Convention - TSOT23-6


Top



IC NAME	231A	=	IQS231A
	231B	=	IQS231B
BATCH CODE	xx	=	AA to ZZ









13.3 Device numbering Convention: 8-pin WLCSP

Top



Bottom

No marking present



Bottom

No marking present

13.4 Device Numbering Convention - DFN10










DEVICE NAME	A	=	IQS231A
REVISION	В	=	v (IC Version Number)
TEMPERATURE RANGE	С	=	t (-20°C to 85°C)
DATE CODE	D E	=	p (Internal use) wwyy (Batch number)
PIN 1 MARKING	F	=	Dot to indicate pin 1






14 Tape and Reel Information



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



		Package Drawing	Pins	QTY per	Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)		Pin1 Quadrant
IQS231AzzzzzzzzTSR	TSOT23/6	TSOT23-6	6	3000	178	9.5	3.1	3.1	1.3	4	8	Q3
IQS231BzzzzzzzzTSR	TSOT23/6	TSOT23-6	6	3000	178	9.5	3.1	3.1	1.3	4	8	Q3
IQS231AzzzzzzzzDNR	DFN10	DFN-10	10	3000	330	12.4	3.3	3.3	1.1	8	12	Q1
IQS231AzzzzzzzzCSR	WLCSP8	WLCSP-8	8	3000	179	8.4	1	1.55	0.48	4	8	Q3
IQS231BzzzzzzzzCSR	WLCSP8	WLCSP-8	8	3000	179	8.4	1	1.55	0.48	4	8	Q3





15 Revision History

Revision Number	Description	Date of issue	
v1.0	IC release version	16 March 2016	
V1.1	TSOT23-6 package added BOD and POR values updated	18 July 2016	
V1.2	Reference schematic updated. Component selection guide also included	8 September 2016	
V1.3	Introduction added to first page Start-up and ATI time description added	13 December 2016	
V1.4	Switch from I ² C to standalone mode information updated	10 February 2017	
V1.5	WLCSP package information added	13 March 2017	
V1.6	Proximity threshold options in I ² C mode corrected Commands updated to include "Auto ATI on/off" Temperature compensation feature renamed to include the detection of radiated and conducted interference "I ² C and sensing timing" section added. Schematics updated with recommended components.	18 July 2017	
V1.7	Movement threshold option in I ² C mode errata Capacitive resolution and load capability added to introduction page WLCSP package pin 5 recommendation	4 September 2017	
V1.8	Added functional block diagram with basic function descriptions Added warning to section 4 OTP table when using the most sensitive settings. Updated and added AC filter information to section 9.2 Added section 8.8 & 8.9 with timing accuracy information Bottom marking changes for new device versions: see product change notices IQS231A minimum temperature has changed from -40°C to - 20°C	10 November 2017	
V2.0	IQS231B TSOT23-6 option added	28 May 2019	
V2.2	Tape and reel information added	9 January 2020	
V2.3	IQS231B WLCSP details added	22 January 2020	
V2.4	Template update Schematic added for WLCSP package IO2 threshold definition defined for "ignore input, no output" VDDHI & VREG capacitor recommendations updated throughout datasheet Maximum load capacitance changed to 120pF	21 September 202	





	USA	Asia	South Africa
Physical Address	6507 Jester Blvd Bldg 5, suite 510G Austin TX 78750 USA	Rm 1227, Glittery City Shennan Rd Futian District Shenzhen, 518033 China	1 Bergsig Avenue Paarl 7646 South Africa
Postal Address	6507 Jester Blvd Bldg 5, suite 510G Austin TX 78750 USA	Rm 1227, Glittery City Shennan Rd Futian District Shenzhen, 518033 China	PO Box 3534 Paarl 7620 South Africa
Tel	+1 512 538 1995	+86 755 8303 5294 ext 808	+27 21 863 0033
Fax	+1 512 672 8442	CAL GOO	+27 21 863 1512
Email	info@azoteq.com	info@azoteq.com	info@azoteq.com

Visit <u>www.azoteq.com</u> for a list of distributors and worldwide representation.

The following patents relate to the device or usage of the device: US 8,395,395; US 8,659,306; US 9,209,803; US 9,360,510; US 9,496,793; US 9,709,614; US 9,948,297; US 10,275,055; US 10,321,532; US 10,527,457; EP 2,351,220; EP 2,559,164; EP 2,748,927; EP 2,846,465; EP 3,262,380; HK 1,157,080; SA 2001/2151; SA 2006/05363; SA 2014/01541; SA 2017/02224;

AirButton®, Azoteq®, Crystal Driver®, IQ Switch®, ProxSense®, ProxFusion®, LightSense™, SwipeSwitch™, and the logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an "as is" basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteq products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementione illinitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its product

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Azoteq:

<u>IQS231A-00000000-TSR</u> <u>IQS231A-00004000-TSR</u> <u>IQS231A-00004000-DNR</u> <u>IQS231A-00000000-CSR</u> <u>IQS231A-00000000-TSR</u> <u>IQS231A-00000000-TSR</u>