

Empowers you with an advanced  
electronic design and simulation platform  
for micro-nano electronics engineering.

Free Electronic Lab  
Community Leader in Opensource EDA deployment

Chitlesh GOORAH

Design & Verification Club Bristol 2010



# [ Free Electronic Lab ]

(formerly Fedora Electronic Lab)

An opensource Design and Simulation platform  
for Micro-Electronics

A one-stop linux distribution for hardware design

Marketing means for opensource EDA developers (Networking)

From SPEC, Model, Frontend Design, Backend,  
Development boards to embedded software.

# Electronic Designers Problems

Approx. 6 month design development cycle

Tackling Design Complexity

Lower Power, Lower Cost and Smaller Space

Semiconductor Industry's neck squeezed in 2008

Management (digital/analog) IP Portfolio

# OVERVIEW : FEL'S SOLUTIONS TO THE DESIGN CENTER

Providing EDA solutions for the real world requires a clear overview on the targetted users.

Free Electronic Lab strives to fulfill all the needs of each stage of the design flow .




FEL's Applications

Free Electronic Lab


Free Electronic Lab improves hardware design experience with opensource software.

<http://chillfesh.fedorapeople.org/FEL>

## A TYPICAL DESIGN CENTRE



# A basic Design Flow





File Edit Navigate Search Project Run Window Help

Verilog/VHDL Plugin coupled with Fedora Eclipse

Verilog/V...

Outline Hierarchy

- cst299 (ent)
- architecture(arch) of cst299

Verilog/VHDL Plugin

SPECS

- > Syn\_DRAMCtrl [mast
- Verilog test case
- Vhdl shiftR
- buf\_toon
- project
- chrRun.sh
- cst299\_sta.sdf
- cst299\_synthesis.vh
- cst299\_tb.vhd
- cst299\_timesim.vhd
- cst299.vhd
- find\_rin
- loop\_buf\_toon.
- Makefile
- Perl Plugin
- xdlanalyze.pl

```

1  sync_dram_ctrl_topLe
2  cst299.v
3
4  -- gfile
5  -- brief
6  -- Project
7  -- File
8  -- author: Chaitesh GURAJ -chaiteshguraj@gmail.com
9  -- (email)
10 -- Company: Chaitesh Guraj
11 -- Created: 2007-07-24
12 -- Date Modified:
13 -- Date: 2009-04-22
14 -- Location: /2/e/2f/2a-7b02-30-7c10-3586
15 -- Standard: IEEE 1801
16
17 -- Details:
18 -- The CST299 is an N-bit universal shift/storage register.
19 -- Four modes of operation are possible:
20 -- 1) Load (parallel load), shift right, shift left, and load data.
21 -- 2) Parallel load (input) and flip-flop outputs are multiplexed
22 -- to reduce the total number of package pins. Additional outputs
23 -- are provided for flip-flop Q0, Q1, and all other serial cascading.
24 -- A hardware active LOW Master Reset is used to reset the register.
  
```

Chaitesh Guraj

Chaitesh's IP Core

File Edit View Go Help

1 of 3 Fit Page Width

Index

- Functional ... 1
- sync\_dr... 1
- sync\_dr... 1
- sync\_dr... 2
- sync\_dr... 2

Created with Dia





# Tools

# Standard Cell libraries

## xcoi21 standard cell family

2-1/P exclusive NOR gate with 2-OR input

NEXT PREV UP




3 XNOR gates with OR gate input designed for minimum transistor count and hence smallest size. The OR gate is made by changing the inverter on the **a** input of a 2-XNOR gate into a 2-NOR gate. The Prop and Ramp delays below are the average of the inverting and non-inverting delays. The Synopsys Liberty format LIB file has the correct delays for each case.


z: ((a1+a2) ^ b) ^ 1	cell width			power		Generic 0.13um typical timing (ps & ps/F), um a2						
	gates	lambda	0.13um	leakage nW	dynamic nW/MHz	IR=PropR+RampR*Load(F)	IF=PropF+RampF*Load(F)	PropR	RampR	PropF	RampF	
vsclib013												
xcoi21v0x05	3.0	72	3.96	0.87	19.7	3.7f	104	6.34	105	4.76		
xcoi21v0x1	4.0	96	5.28	1.52	29.6	5.0f	94	3.76	94	2.52		
xcoi21v0x2	6.7	160	8.80	2.73	56.8	11.2f	32	1.96	33	1.27		

### xcoi21v0x05

		Effort	
		FD4	Log.
a1	/\	2.35	1.97
	-	3.22	-
a2	/\	2.21	1.85
	-	3.13	-
b	/\	2.41	3.08
	-	2.74	-




File Edit Window Create View Tools Setup



Help

All visible	All invisible
W0	PWell
W1	T1
W2	P2
W3	P3
W4	P4
W5	P5
W6	P6
W7	P7
W8	P8
W9	P9
W10	P10
W11	P11
W12	P12
W13	P13
W14	P14
W15	P15
W16	P16
W17	P17
W18	P18
W19	P19
W20	P20
W21	P21
W22	P22
W23	P23
W24	P24
W25	P25
W26	P26
W27	P27
W28	P28
W29	P29
W30	P30
W31	P31
W32	P32
W33	P33
W34	P34
W35	P35
W36	P36
W37	P37
W38	P38
W39	P39
W40	P40
W41	P41
W42	P42
W43	P43
W44	P44
W45	P45
W46	P46
W47	P47
W48	P48
W49	P49
W50	P50
W51	P51
W52	P52
W53	P53
W54	P54
W55	P55
W56	P56
W57	P57
W58	P58
W59	P59
W60	P60
W61	P61
W62	P62
W63	P63
W64	P64
W65	P65
W66	P66
W67	P67
W68	P68
W69	P69
W70	P70
W71	P71
W72	P72
W73	P73
W74	P74
W75	P75
W76	P76
W77	P77
W78	P78
W79	P79
W80	P80
W81	P81
W82	P82
W83	P83
W84	P84
W85	P85
W86	P86
W87	P87
W88	P88
W89	P89
W90	P90
W91	P91
W92	P92
W93	P93
W94	P94
W95	P95
W96	P96
W97	P97
W98	P98
W99	P99
W100	P100

Move Set  
 Close  
 Zoom <2  
 Repeat  
 Undo  
 Trim  
 Move  
 Zoom Set  
 Zoom In  
 Center  
 Grid  
 Hide  
 Fit  
 Close



Graal : amd2001\_chip\_real\_har

File Edit Window Create View Tools Setup Help


Equi  
 Unlign  
 Unl  
 Unlign  
 Peak  
 Unlign  
 Unl  
 Red Hat  
 Clock

Refresh  
 Unlign  
 Zoom  
 Move  
 Zoom Set  
 Zoom In  
 Center  
 Grid  
 Pan  
 Fit  
 Close

W: 1440.00 H: 1024.00 D: -821.00 D: 732.00 Peak  
 select window Enter and Enter

# Backend design


Open Circuit Design, Electric Alliance, Toped




# gEDA/gaf

Well known and famous.

A very good example of opensource EDA tool.



A Temperature Collector design from Levente Kovacs.  
Active development and a 3D PCB layout design in development.



Trace 1: PCB Unconnected via. See also Unconnected Via. See also Unconnected Via. See also Unconnected Via. See also Unconnected Via.

Applications Places System Wed Oct 7, 07:36:40

File View

332FBGA-P0.5 332FBGA-P0.5  
(root)

b = 0.5mm  
N = 26  
d = 0.2mm  
Dx = 14mm  
Dy = 14mm

outline

cout\_full

mame1row

- \*A\* 1
- \*B\* 2
- \*AE\* 25
- \*AF\* 26

col = 1 ... 26 | 2

cout\_side

mame1row

- \*C\* 3
- \*D\* 4
- \*E\* 5
- \*F\* 6
- \*G\* 7
- \*H\* 8
- \*I\* 9
- \*K\* 10

X 0.592 mm x 0.592 mm x290  
Y 0.592 mm y -7.832 mm  
mm

FEL's KICAD aligned with OpenMoko's needs


fped: OpenMoko's Footprint editor



location: 0.7 -3.5 -8.3 fps: 147.1  
look\_at: 0.8 -3.2 -7.4

GDS to POV (3D)  
Zoom/Rotate





# Co Simulation Based Design

UML to Perl, TCL or C++ exports.

TIP: Heaven, when coupled with Truss & Teal tools.



# OVERVIEW : A FREE HIGH END HARDWARE DESIGN PLATFORM


## Free Electronic Lab

Free Electronic Lab improves hardware design experience with free and opensource software.

<http://chitlesh.fedorapeople.org/FEL>

## Benefits

- Analog/Digital/Mixed Designers
- Verification solutions
- Embedded Designers
- Project Coordinators
- EDA/CAD Engineers
- PCB engineers and Test Engineers
- System Electronic Engineers
- Researchers, Students and Lecturers
- Opensource EDA Developers



# Simple Installation

## **Trial:**

Fedora Electronic Lab LiveDVD

## **Production Environment:**

On Fedora > 12 or upcoming RHEL / CentOS 6

```
# yum groupinstall 'Electronic Lab'
```

# Who are using FEL ?

Universities around the world

- US, UK, France, India, Mexico, Brazil, Italy

Small companies & consulting companies


Linux For You magazine

Published twice (Jan 08, Jan 09)

Basic opensource EDA tools

Sun Microsystems, IBM, ST Microelectronics,  
Analog Devices, On Semi conductors

# FEL User and Developer benefits





## Free Electronic Lab 6.0 ?

Satisfy User “ME”

Strengthening the Backbone

Ensuring Interchangeability

FrontEnd design experience

Port to the Enterprise Class OS

Step into the opensource IP env

# Questions & Answers

Thank you,

The Free Electronic Lab team

<http://spins.fedoraproject.org/fel/>  
[electronic-lab@lists.fedoraproject.org](mailto:electronic-lab@lists.fedoraproject.org)

