

MITSUBISHI LSTTLs
M74LS670P

4-BY-4 REGISTER FILE WITH 3-STATE OUTPUTS

DESCRIPTION

The M74LS670P is a semiconductor integrated circuit containing a 4 word x 4 bit register file circuit with 3-state outputs.

FEATURES

- Since read address and write address are independent, simultaneous writing and reading of data is possible.
- Provided with read enable input and output control inputs
- Storage capacity can be easily expanded with the aid of the enable input.
- AND-tie may be used (With 3-state output)
 Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION


General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

16 flip-flops are used as storage devices, and a discrete enable input, address input, and output controlling input are provided for reading and writing. Accordingly, during writing, the contents of other words can be read, and during reading, other words can be written, thereby enhancing to high-speed operation.

The 3-state output permits 128-output AND-tie even in the worst condition. Expansion of up to 512 words is possible.

PIN CONFIGURATION (TOP VIEW)



Outline 16 P4


Writing Method

By designating a word using write address inputs W_A and W_B and applying data to the data inputs D_0 , D_1 , D_2 , and D_3 , writing into each bit is performed. For writing the write enable input $\overline{E_W}$ is held low (Writing will not be performed if $\overline{E_W}$ is high)

Readout Method

When a word is designated by read address inputs R_A and R_B , the contents of each bit appear in the outputs Q_0 , Q_1 , Q_2 , and Q_3 . For reading the output control input \overline{OC} is held low. (when \overline{OC} is high, all the outputs are in the high-impedance state).

BLOCK DIAGRAM



4-BY-4 REGISTER FILE WITH 3-STATE OUTPUTS

FUNCTION TABLE (Note 1)

Writing Method

| W _A | W _B | \overline{E}_W | Word | | | |
|----------------|----------------|------------------|----------------|----------------|----------------|----------------|
| | | | 0 | 1 | 2 | 3 |
| X | X | H | Q ⁰ | Q ⁰ | Q ⁰ | Q ⁰ |
| L | L | L | Q=D | Q ⁰ | Q ⁰ | Q ⁰ |
| H | L | L | Q ⁰ | Q=D | Q ⁰ | Q ⁰ |
| L | H | L | Q ⁰ | Q ⁰ | Q=D | Q ⁰ |
| H | H | L | Q ⁰ | Q ⁰ | Q ⁰ | Q=D |

Readout Method

| R _A | R _B | \overline{OC} | Q ₀ | Q ₁ | Q ₂ | Q ₃ |
|----------------|----------------|-----------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|
| X | X | H | Z | Z | Z | Z |
| L | L | L | W ₀ B ₀ | W ₀ B ₁ | W ₀ B ₂ | W ₀ B ₃ |
| H | L | L | W ₁ B ₀ | W ₁ B ₁ | W ₁ B ₂ | W ₁ B ₃ |
| L | H | L | W ₂ B ₀ | W ₂ B ₁ | W ₂ B ₂ | W ₂ B ₃ |
| H | H | L | W ₃ B ₀ | W ₃ B ₁ | W ₃ B ₂ | W ₃ B ₃ |

Note 1: Q⁰: The level of Q before the indicated steady-state input conditions were established.

Q=D: The four selected internal latch outputs will assume the states applied to the four external data inputs.

W_XB_Y: The Yth bit of word X. X: irrelevant Z: high-impedance

ABSOLUTE MAXIMUM RATINGS (T_a = -20 ~ +75°C.)

| Symbol | Parameter | Conditions | Limits | Unit |
|------------------|--|------------|-------------|------|
| V _{CC} | Supply voltage | | -0.5 ~ +7 | V |
| V _I | Input voltage | | -0.5 ~ +15 | V |
| V _O | Output voltage | Off-state | -0.5 ~ +5.5 | V |
| T _{opr} | Operating free-air ambient temperature range | | -20 ~ +75 | °C |
| T _{stg} | Storage temperature range | | -65 ~ +150 | °C |

RECOMMENDED OPERATING CONDITIONS (T_a = -20 ~ +75°C, unless otherwise noted)

| Symbol | Parameter | Limits | | | Unit |
|-----------------|---------------------------|------------------------|-----|------|------|
| | | Min | Typ | Max | |
| V _{CC} | Supply voltage | 4.75 | 5 | 5.25 | V |
| I _{OH} | High-level output current | V _{OH} ≥ 2.4V | 0 | -2.6 | mA |
| I _{OL} | Low-level output current | V _{OL} ≤ 0.4V | 0 | 4 | mA |
| | | V _{OL} ≤ 0.5V | 0 | 8 | mA |

ELECTRICAL CHARACTERISTICS (T_a = -20 ~ +70°C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------------|---------------------------------------|---|------------------|------|------|------|
| | | | Min | Typ* | Max | |
| V _{IH} | High-level input voltage | | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.8 | V |
| V _{IC} | Input clamp voltage | V _{CC} = 4.75V, I _{IC} = -18mA | | | -1.5 | V |
| V _{OH} | High-level output voltage | V _{CC} = 4.75V, V _I = 0.8V V _I = 2V, I _{OH} = -2.6mA | 2.4 | 3.1 | | V |
| V _{OL} | Low-level output voltage | V _{CC} = 4.75V | | 0.25 | 0.4 | V |
| | | V _I = 0.8V, V _I = 2V | | 0.35 | 0.5 | V |
| I _{OZH} | Off-state high-level output current | V _{CC} = 5.25V, V _I = 2V, V _I = 2.7V | | | 20 | μA |
| I _{OZL} | Off-state low-level output current | V _{CC} = 5.25V, V _I = 2V, V _I = 0.4V | | | -20 | μA |
| I _{IH} | High-level input current | V _{CC} = 5.25V, V _I = 2.7V | \overline{E}_W | | 40 | μA |
| | | | \overline{OC} | | 60 | |
| | | V _{CC} = 5.25V, V _I = 10V | Other input | | 20 | mA |
| | | | \overline{E}_W | | 0.2 | |
| I _{IL} | Low-level input current | V _{CC} = 5.25V, V _I = 0.4V | \overline{OC} | | 0.3 | mA |
| | | | Other input | | 0.1 | |
| | | | \overline{E}_W | | -0.8 | |
| I _{OS} | Short-circuit output current (Note 2) | V _{CC} = 5.25V, V _O = 0V | -30 | | -130 | mA |
| I _{CC} | Supply current | V _{CC} = 5.25V (Note 3) | | 30 | 50 | mA |

*: All typical values are at V_{CC} = 5V, T_a = 25°C.

Note 2: All measurements should be done quickly, and not more than one output should be shorted at a time.


3: I_{CC} is measured with W_A, W_B, R_A, R_B inputs grounded and D₀ ~ D₃, \overline{E}_W , \overline{OC} inputs at 4.5V.

4-BY-4 REGISTER FILE WITH 3-STATE OUTPUTS

SWITCHING CHARACTERISTICS (V_{CC} = 5V, T_a = 25°C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|------------------|--|--|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| t _{PLH} | Low-to-high-level, high-to-low-level output propagation time, from input R _A , R _B to output Q ₀ , Q ₁ , Q ₂ , Q ₃ | C _L = 15pF (Note 4) | | 11 | 40 | ns |
| t _{PHL} | | | | 14 | 45 | ns |
| t _{PLH} | Low-to-high-level, high-to-low-level output propagation time, from input E _W to output Q ₀ , Q ₁ , Q ₂ , Q ₃ | | | 11 | 45 | ns |
| t _{PHL} | | | | 16 | 50 | ns |
| t _{PLH} | Low-to-high-level, high-to-low-level output propagation time, from input D ₀ , D ₁ , D ₂ , D ₃ to output Q ₀ , Q ₁ , Q ₂ , Q ₃ | | | 9 | 45 | ns |
| t _{PHL} | | | | 14 | 40 | ns |
| t _{PZH} | Output enable time to high-level | R _L = 2kΩ, C _L = 15pF (Note 4) | | 6 | 35 | ns |
| t _{PZL} | Output enable time to low-level | R _L = 2kΩ, C _L = 15pF (Note 4) | | 10 | 40 | ns |
| t _{PHZ} | Output disable time from high-level | R _L = 2kΩ, C _L = 5pF (Note 4) | | 16 | 50 | ns |
| t _{PLZ} | Output disable time from low-level | R _L = 2kΩ, C _L = 5pF (Note 4) | | 7 | 35 | ns |

Note 4: Measurement circuit



| Symbol | SW 1 | SW 2 |
|------------------|--------|--------|
| t _{PZH} | Open | Closed |
| t _{PZL} | Closed | Open |
| t _{PLZ} | Closed | Closed |
| t _{PHZ} | Closed | Closed |


- The pulse generator (PG) has the following characteristics:
 PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns, V_p = 3V_{p-p}, Z₀ = 50Ω
- All diodes are switching diodes (t_{rr} ≤ 4ns)
- C_L includes probe and jig capacitance.

TIMING REQUIREMENTS (V_{CC} = 5V, T_a = 25°C, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|----------------------------------|--|-----------------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| t _w (E _W) | Write enable input E _W pulse width | | 25 | 9 | | ns |
| t _w (OC) | Output control input OC pulse width | | 25 | 9 | | ns |
| t _{SU(D)} | Setup time D ₀ ~ D ₃ to E _W | | 10 | 5 | | ns |
| t _{SU(W)} | Setup time W _A , W _B to E _W | | 15 | -2 | | ns |
| t _{H(D)} | Hold time D ₀ ~ D ₃ to E _W | | 15 | 1 | | ns |
| t _{H(W)} | Hold time W _A , W _B to E _W | | 5 | 0 | | ns |
| t _{latch} | Latch time for new date (Note 5) | | 25 | 5 | | ns |

Note 5: Latch time is the time allowed for the internal output of the latch to assume the state of new data.

TIMING DIAGRAM (Reference level = 1.3V)




Note 6: The shaded areas indicate when the input is permitted to change for predictable output performance.

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

