

128Kx8 Bit Static RAM (Industrial Temperature Range Operation)

FEATURES

- Industrial Temperature Range: -40 to 85°C
- Fast Access Time: 70,100 ns (Max.)
- Low Power Dissipation
 - Standby (CMOS) : 550µW (Max.) L-Ver.
275µW (Max.) LL-Ver.
 - Operating : 110mW (Max.)
- Single 5V ± 10% Power Supply
- TTL compatible inputs and outputs
- Fully Static Operation
 - No clock or refresh required
- Three state Output
- Low Data Retention Voltage: 2V (min)
- Jedec Standard Pin Configuration
 - KM681000ALPI/ALPI-L: 32-Pin DIP (600 mil)
 - KM681000ALGI/ALGI-L: 32-Pin SOP (525 mil)

GENERAL DESCRIPTION

The KM681000ALPI/ALGI is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits.


The device is fabricated using Samsung's advanced CMOS technology. The KM681000ALPI/ALGI has an output enable input for precise control of the data outputs.

It also has chip enable inputs for the minimum current power down mode.


The KM681000ALPI/ALGI has been designed for high speed and low power applications. It is particularly well suited for battery back-up memory application.

And -40 to 85°C operating temperature range makes it ideal for industrial use.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



Pin Name	Pin Function
A ₀ -A ₁₆	Address Inputs
WE	Write Enable
CS ₁ , CS ₂	Chip Selects
OE	Output Enable
I/O ₁ -I/O ₈	Data Inputs/Outputs
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 to 7.0	V
Voltage on Any Pin Relative to V _{SS}	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{stg}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C
Soldering Temperature and Time	T _{solder}	260°C, 10 sec (Lead only)	—

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS (T_a = -40 to 85°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2		V _{CC} + 0.5	V
Input High Voltage	V _{IH}	-0.5	—	0.8	V

* V_{IL} (min.) = -3.0V for ≤50ns pulse

DC AND OPERATING CHARACTERISTICS

(T_a = -40 to 85°C, V_{CC} = 5V ± 10%, unless otherwise specified)

Item	Symbol	Test Condition	Min	Typ*	Max	Unit	
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{CC}	-1		1	μA	
Output Leakage Current	I _{LO}	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, V _{I/O} = V _{SS} to V _{CC}	-1		1	μA	
Operating Power Supply Current	I _{CC}	$\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, V _{IN} = V _{IL} or V _{IH} , I _{I/O} = 0mA		7	20	mA	
Average Operating Current	I _{CC1}	Cycle Time = 1μs, $\overline{CS}_1 \leq 0.2V$, $CS_2 \geq V_{CC} - 0.2V$, I _{I/O} = 0mA V _{IL} ≤ 0.2V, V _{IH} ≥ V _{CC} - 0.2V			15	mA	
	I _{CC2}	Min. Cycle, 100% Duty $\overline{CS}_1 = V_{IL}$, $CS_2 = V_{IH}$, I _{I/O} = 0mA			70	mA	
Standby Power Supply Current	I _{SB}	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$			3	mA	
	I _{SB1}	$\overline{CS}_1 \geq V_{CC} - 0.2V$, $CS_2 \geq V_{CC} - 0.2V$ or $CS_2 \leq 0.2V$	L	T _a = -40-85°C	2	100	μA
			Ver.	T _a = 25°C		5	μA
			LL	T _a = -40-85°C	1	50	μA
Ver.	T _a = 25°C		2	μA			
Output Low Voltage	V _{OL}	I _{OL} = 2.1mA			0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -1.0mA	2.4			V	

* Typ: V_{CC} = 5V, T_a = 25°C.



CAPACITANCE ($f=1\text{MHz}$, $T_a=25^\circ\text{C}$)*

Item	Item	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN}=0V$	—	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O}=0V$	—	8	pF

* Note: Capacitance is sampled and not 100% tested.


AC CHARACTERISTICS

TEST CONDITIONS

($T_a=-40$ to 85°C , $V_{CC}=5V \pm 10\%$, unless otherwise specified.)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L=100\text{pF}+1$ TTL Load

TEST CIRCUIT



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM681000ALPI-77L KM681000ALGI-77L		KM681000ALPI-10/10L KM681000ALGI-10/10L		Unit
		min	max	min	max	
Read Cycle Time	t_{RC}	70		100		ns
Address Access Time	t_{AA}		70		100	ns
Chip Select to Output	t_{CO1} , t_{CO2}		70		100	ns
Output Enable to Valid Output	t_{OE}		35		50	ns
Chip Select to Low-Z Output	t_{LZ1} , t_{LZ2}	10		10		ns
Output Enable to Low-Z Output	t_{OLZ}	5		5		ns
Chip Disable to High-Z Output	t_{HZ1} , t_{HZ2}	0	25	0	30	ns
Output Disable to High-Z Output	t_{OHZ}	0	25	0	30	ns
Output Hold from Address Change	t_{OH}	10		10		ns




WRITE CYCLE

Parameter	Symbol	KM681000ALPI-7/7L KM681000ALGI-7/7L		KM681000ALPI-10/10L KM681000ALGI-10/10L		Unit
		min	max	min	max	
Write Cycle Time	t _{WC}	70		100		ns
Chip Select to End of Write	t _{CW}	60		80		ns
Address Set-up Time	t _{AS}	0		0		ns
Address Valid to End of Write	t _{AW}	60		80		ns
Write Pulse Width	t _{WP}	50		60		ns
Write Recovery Time	t _{WR}	0		0		ns
Write to Output High-Z	t _{WHZ}	0	25	0	30	ns
Data to Write Time Overlap	t _{DW}	30		40		ns
Data Hold from Write Time	t _{DH}	0		0		ns
End Write to Output Low-Z	t _{OW}	5		10		ns

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (Address Controlled)

(CS₁ = \overline{OE} = V_{IL}, CS₂ = V_{IH}, \overline{WE} = V_{IH})



4


TIMING WAVEFORM OF READ CYCLE ($\overline{WE}=V_{IH}$)




Note (Read Cycle)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
2. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device.


TIMING WAVEFORM OF WRITE CYCLE (\overline{WE} Controlled)



TIMING WAVEFORM OF WRITE CYCLE (\overline{CS}_1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE (\overline{CS}_2 Controlled)



Notes (WRITE CYCLE)

1. A write occurs during the overlap of a low \overline{CS}_1 , a high CS_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 going low, CS_2 going high and \overline{WE} going low: A write ends at the earliest transition among \overline{CS}_1 going high, CS_2 going low and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of \overline{CS}_1 going low or CS_2 going high to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends as \overline{CS}_1 , or \overline{WE} going high, t_{WR2} applied in case a write ends at CS_2 going low.
5. If \overline{OE} , CS_2 and \overline{WE} are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If \overline{CS}_1 goes low simultaneously with \overline{WE} going low, the outputs remain in high impedance state.
7. Dout is the read data of the new address.
8. When \overline{CS}_1 is low and CS_2 is high; I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.

FUNCTIONAL DESCRIPTION

\overline{CS}_1	CS_2	\overline{WE}	\overline{OE}	Mode	I/O Pin	V _{CC} Current
H	X*	X	X	Power down	High-Z	I _{SB} , I _{SB1}
X	L	X	X	Power down	High-Z	I _{SB} , I _{SB1}
L	H	H	H	Output disable	High-Z	I _{CC}
L	H	H	L	Read	Dout	I _{CC}
L	H	L	X	Write	Din	I _{CC}

* X means Don't Care.




DATA RETENTION CHARACTERISTICS ($T_a = -40$ to 85°C)


Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS}_1^* \geq V_{CC}-0.2V$	2.0		5.5	V
Data Retention Current	I_{DR}	$V_{CC} = 3V$ $\overline{CS}_1^* \geq V_{CC}-0.2V$	L-Ver.	1	50	μA
			LL-Ver.	0.5	20	μA
Data Retention Set-up Time	t_{SDR}	See Data Retention Waveforms (below)	0			ns
Recovery Time	t_{RDR}		t_{RC}^{**}			ns

* $\overline{CS}_1 \geq V_{CC}-0.2V$, $CS_2 \geq V_{CC}-0.2V$ (\overline{CS}_1 Controlled) or $CS_2 \leq 0.2V$ (CS_2 Controlled)
 ** Read Cycle Time

DATA RETENTION WAVEFORM 1 (\overline{CS}_1 Controlled)






DATA RETENTION WAVEFORM 2 (CS_2 Controlled)



PACKAGE DIMENSIONS

32 PIN PLASTIC DUAL IN LINE PACKAGE

Unit: Inches (Millimeters)



32 PIN PLASTIC SMALL OUTLINE PACKAGE

