

6249828 MITSUBISHI(MICMPTR/MIPRC)
91D 11581 D

MITSUBISHI MICROCOMPUTERS

**M5L8049-XXXP, P-6
M5L8039P-11, P-6**
SINGLE-CHIP 8-BIT MICROCOMPUTER

T-49-19-05


DESCRIPTION

The M5L8049-XXXP, P-6 and M5L8039P-11, P-6 are 8-bit parallel microcomputers fabricated on a single chip using high-speed N-channel silicon gate ED-MOS technology.

Speed	ROM Type	Internal ROM Type	External ROM Type
11 MHz Type	M5L8049-XXXP	M5L8039P-11	
6 MHz Type	M5L8049-XXXP-6	M5L8039P-6	

FEATURES


- Single 5V power supply
- Instruction cycle
- Basic machine instructions 96
 - 1-byte instructions: 68
 - 2-byte instructions: 28
- Direct addressing up to 4096 bytes
- Internal RAM 128 bytes
- Built-in timer/event counter 8 bits
- I/O Ports 27 lines
- Easily expandable Memory and I/O:
- Subroutine nesting 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM 256 bytes
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with i8049/i8039, i8039-6 in pin configuration and electrical characteristics.

PIN CONFIGURATION (TOP VIEW)

Outline 40P4

APPLICATION

- Control processor or CPU for a wide variety of applications

BLOCK DIAGRAM

6249828 MITSUBISHI(MICMPTR/MIPRC)
91D 11582 D
T-49-19-05

MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP,P-6
M5L8039P-11,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

FUNCTION

The M5L8049-XXXP and M5L8039P are integrated 8-bit CPUs, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

PIN DESCRIPTION

Pin	Name	Input or output	Function
V _{ss}	Ground		Normally connected to ground (0V).
V _{cc}	Main power supply		Connected to 5V power supply.
V _{dd}	Power supply		①Connected to 5V power supply. ②Used for memory hold when V _{cc} is cut.
T ₀	Test pin 0	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).
		Output	②Used for outputting the internal clock signal (ENT0 CLK).
X ₁ , X ₂	Crystal inputs	Input	External crystal oscillator or RC circuit input for generating internal clock signals. An external clock signal can be input through X ₁ or X ₂ .
RESET	Reset	Input	Control used to initialize the CPU.
SS	Single step	Input	Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.
INT	Interrupt	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JN1). ②Used for external interrupt to CPU.
EA	External access	Input	①Normally maintained at 0V. ②When the level is raised to 5V, external memory will be accessed even when the address is less than 400 ₁₆ (2048). The M5L8039P is raised to 5V.
RD	Read control	Output	Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus. (MOVX A, @R _r , and INS A, BUS)
PSEN	Program store enable	Output	Strobe signal to fetch external program memory.
WR	Write control	Output	Write control signal used when the CPU sends data through the data bus to external data memory or external device. (MOVX @R _r , A and OUTL BUS, A)
ALE	Address latch enable	Output	A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.
D ₀ ~D ₇	Data bus	Input/output	①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched. ②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN. ③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR. (MOVX A, @R _r , and MOVX @R _r , A)
P2 ₀ ~P2 ₇	Port 2		①Quasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After reset, when not used as an output port, nothing needs to be output. ②P2 ₀ ~P2 ₃ output high-order 4 bits of the program counter when using external program memory. ③P2 ₀ ~P2 ₃ serve as a 4-bit I/O expander bus for the M5L8243P.
PROG	Program		Strobe signal for M5L8243P I/O expander.
P1 ₀ ~P1 ₇	Port 1	Input/output	Quasi-bidirectional port. When used as an input port, FF ₁₆ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.
T ₁	Test pin 1	Input	①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1). ②When enabled, event signals are transferred to the timer/event counter (STRT CNT).

6249828 MITSUBISHI(MICMPTR/MIPRC)
91D 11583 D
T-49-19-05

MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP,P-6
M5L8039P-11,P-6

SINGLE-CHIP 8-BIT MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-0.5~7	V
V _{DD}	Supply voltage		-0.5~7	V
V _I	Input voltage		-0.5~7	V
V _O	Output voltage		-0.5~7	V
P _d	Power dissipation	T _a =25°C	1.5	W
T _{opr}	Operating free-air temperature range	M5L8049-XXXP-6 M5L8039P-6	-20~75	°C
		M5L8049-XXXP M5L8039-11	0~70	
T _{stg}	Storage temperature range		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=-20~75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{DD}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage		0		V
V _{IH1}	High-level input voltage, except for X ₁ , X ₂ , RESET	2		V _{CC}	V
V _{IH2}	High-level input voltage, X ₁ , X ₂ , RESET	3.8		V _{CC}	V
V _{IL}	Low-level input voltage	-0.5		0.8	V

ELECTRICAL CHARACTERISTICS (T_a=-20~75°C, V_{CC}=V_{DD}=5V ± 10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
V _{OL1}	Low-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OL} =2mA					0.45	V
V _{OL2}	Low-level output voltage, except for the above and PROG	I _{OL} =1.6mA					0.45	V
V _{OL3}	Low-level output voltage PROG	I _{OL} =1mA					0.45	V
V _{OH1}	High-level output voltage, BUS, RD, WR, PSEN, ALE	I _{OH} =-100 μ A		2.4				V
V _{OH2}	High-level output voltage, except for the above	I _{OH} =-50 μ A		2.4				V
I _I	Input leak current, T ₁ , INT	V _{SS} ≤V _{IN} ≤V _{CC}		-10		10		μ A
I _{OZ}	Output leak current, BUS, TO, high-impedance state	V _{SS} +0.45≤V _{IN} ≤V _{CC}		-10		10		μ A
I _{LI1}	Input current during low-level input, port	V _{IL} =0.8V			-0.2			mA
I _{LI2}	Input current during low-level input, RESET, SS	V _{IL} =0.8V			-0.05			mA
I _{DD}	Supply current from V _{DD}	T _a =25°C			25	50		mA
I _{DD} +I _{CC}	Supply current from V _{DD} and V _{CC}	T _a =25°C			100	170		mA

TIMING REQUIREMENTS (T_a=-20~75°C, V_{CC}=V_{DD}=5V ± 10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Alternative symbol	Limits									Unit	
			M5L8049-XXXP M5L8039P-11 (Note 2)			M5L8049-XXXP-8 M5L8039P-8			M5L8049-XXXP-6 M5L8039P-6				
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t _o	Cycle time	t _{OY}	1.36		15.0	1.875		15.0	2.5		15.0	/s	
t _h (PSEN-D)	Data hold time after PSEN	t _{DR}	0		100	0		150	0		200	ns	
t _h (R-D)	Data hold time after RD	t _{DR}	0		100	0		150	0		200	ns	
t _{su} (PSEN-D)	Data setup time after PSEN	t _{RD}			200			350			500	ns	
t _{su} (R-D)	Data setup time after RD	t _{RD}			200			350			500	ns	
t _{su} (A-D)	Data setup time after address	t _{AD}			400			650			950	ns	
t _{su} (PROG-D)	Data setup time after PROG	t _{PR}			650			700			810	ns	
t _h (PROG-D)	Data hold time before PROG	t _{PF}	0		150	0		150	0		150	ns	

Note 1 : The input voltage are V_{IL}=-0.45V and V_{IH}=2.4V.

2 : T_a=0~70°C

6249828 MITSUBISHI (MICMPTR/MIPRC)
91D 11584 D
T-49-19-05

MITSUBISHI MICROCOMPUTERS
M5L8049-XXXP,P-6
M5L8039P-11,P-6
4-CHIP 8-BIT MICROCOMPUTER

SWITCHING CHARACTERISTICS ($T_A = -20\text{--}75^\circ\text{C}$, $V_{CC} = V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)


Symbol	Parameter	Alternative symbol	Limits						Unit	
			M5L8049-XXXP M5L8039-11 (Note 2)			M5L8049-XXXP-6 M5L8039P-6				
			Min	Typ	Max	Min	Typ	Max		
t_{tw} (ALE)	ALE pulse width	t_{LL}	150			400			ns	
t_d (A-ALE)	Delay time, address to ALE signal	t_{AL}	70			150			ns	
t_v (ALE-A)	Address valid time after ALE	t_{LA}	50			80			ns	
t_w (PSEN)	PSEN pulse width	t_{CC}	300			700			ns	
t_w (R)	\overline{RD} pulse width	t_{CC}	300			700			ns	
t_d (W)	WR pulse width	t_{CC}	300			700			ns	
t_v (Q-W)	Delay time, data to WR signal	t_{DW}	250			500			ns	
t_d (W-Q)	Data valid time after WR	t_{WD}	40			120			ns	
t_d (A-W)	Delay time, address to WR signal	t_{AW}	200			230			ns	
t_d (AZ-R)	Delay time, address disable to \overline{RD} signal	t_{AFC}	-10			0			ns	
t_d (AZ-PSEN)	Delay time, address disable to PSEN signal	t_{AFO}	-10			0			ns	
t_d (PO-PROG)	Delay time, port control to PROG signal	t_{CP}	100			110			ns	
t_v (PROG-PO)	Port control valid time after PROG	t_{PC}	60			130			ns	
t_p (PROG-PO)	Delay time, data to PROG signal	t_{DP}	200			220			ns	
t_v (PROG-Q)	Data valid time after PROG	t_{PD}	20			65			ns	
t_w (PROGL)	PROG low pulse width	t_{PP}	700			1510			ns	
t_d (Q-ALE)	Delay time, data to ALE signal	t_{PL}	150			400			ns	
t_v (ALE-Q)	Data valid time after ALE	t_{LP}	20			150			ns	

Note 3 : Conditions of measurement: control output $C_L = 80\text{pF}$
data bus output, port output $C_L = 150\text{pF}$


4 : Reference levels for the input/output voltages are low level=0.8V and high level=2V.

TIMING DIAGRAM

Read from External Data Memory



Write to External Data Memory



Instruction Fetch from External Program Memory

