

MITSUBISHI LSTTLs M74LS191P

SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER WITH MODE CONTROL

DESCRIPTION

The M74LS191P is a semiconductor integrated circuit containing a synchronous 4-bit binary (hexadecimal) counter function with up/down control and preset inputs.

FEATURES

- Up/down switching with up/down control inputs
- Asynchronous preset input provided
- Enable input provided
- Easy cascade connection possible
- High-speed counting ($f_{max} = 40\text{MHz}$ typical)
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION


General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

When enable input E is low, load input $\overline{\text{LOAD}}$ is high and the count pulses are applied to clock input T, the number of count pulses appears as 4-bit pure binary code in the outputs Q_A , Q_B , Q_C and Q_D in synchronization with the count pulses. When the up/down control input $\overline{\text{U/D}}$ is made low, count-up begins and when made high, count-down begins. Counting is performed when T changes from low to high.

Presetting is performed regardless of the count pulses and by applying the data to data inputs D_A , D_B , D_C and D_D and by setting $\overline{\text{LOAD}}$ low, the D_A , D_B , D_C and D_D signals appear in outputs Q_A , Q_B , Q_C and Q_D irrespective of the status of the other inputs and the counter can be preset.

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

High appears in the terminal count output TC during count-up while 15_2 appears in Q_A , Q_B , Q_C and Q_D and during count-down while 0_2 appears. Low appears in the ripple clock output $\overline{\text{RC}}$ only when $\overline{\text{E}}$ and T are low and 15_2 appears in outputs Q_A , Q_B , Q_C and Q_D during count-up or 0_2 appears in the outputs during count-down. E, TC and $\overline{\text{RC}}$ are used when cascade-connecting the counter. (Refer to application example.)

$\overline{\text{E}}$ can be changed from high to low irrespective of the status of T but when changed from low to high, T must be high. Perform the change for $\overline{\text{U/D}}$ when T is high.

BLOCK DIAGRAM



SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER WITH MODE CONTROL

FUNCTION TABLE (Note 1)

LOAD	\bar{E}	\bar{U}/D	T	Q _A	Q _B	Q _C	Q _D
L	X	X	X	D _A	D _B	D _C	D _D
H	L	L	↑	Count-up			
H	L	H	↑	Count-down			
H	H	X	X	Inhibit			

Note 1 ↑ : Transition from low to high level

X : Irrelevant


\bar{E}	TC ⁽¹⁾	T	\bar{RC}
L	H	L	L
L	H	H	H
H	X	X	H
X	L	X	H

(1) TC is the output but the signal generated internally by the following logical expression.:

$$TC = Q_A \cdot Q_B \cdot Q_C \cdot Q_D \cdot (\bar{U}/D) \dots \dots \dots \text{Count-up}$$

$$TC = \bar{Q}_A \cdot \bar{Q}_B \cdot \bar{Q}_C \cdot \bar{Q}_D \cdot (U/D) \dots \dots \dots \text{Count-down}$$

OPERATION TIMING DIAGRAM



Details of timing diagram

- (1) Preset to 13
- (2) Count-up 14, 15, 0, 1, 2
- (3) Count inhibit
- (4) Count-down 1, 0, 15, 14, 13

ABSOLUTE MAXIMUM RATINGS (Ta = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage		-0.5 ~ +7	V
V _I	Input voltage		-0.5 ~ +15	V
V _O	Output voltage	High-level state	-0.5 ~ V _{CC}	V
T _{opr}	Operating free-air ambient temperature range		-20 ~ +75	°C
T _{stg}	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS (Ta = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
I _{OH}	High-level output current	V _{OH} ≥ 2.7V	0	-400	μA
I _{OL}	Low-level output current	V _{OL} ≤ 0.4V	0	4	mA
		V _{OL} ≤ 0.5V	0	8	mA

SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER WITH MODE CONTROL

ELECTRICAL CHARACTERISTICS (Ta = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ *	Max	
V _{IH}	High-level input voltage			2			V
V _{IL}	Low-level input voltage					0.8	V
V _{IC}	Input clamp voltage		V _{CC} =4.75V, I _{IC} = -18mA			-1.5	V
V _{OH}	High-level output voltage		V _{CC} =4.75V, V _I =0.8V V _I =2V, I _{OH} = -400μA	2.7	3.4		V
V _{OL}	Low-level output voltage		V _{CC} =4.75V V _I =0.8V, V _I =2V	I _{OL} =4mA	0.25	0.4	V
				I _{OL} =8mA	0.35	0.5	V
I _{IH}	High-level input current	T, $\overline{\text{LOAD}}$, $\overline{\text{U/D}}$, D _A ~D _D	V _{CC} =5.25V, V _I =2.7V			20	μA
		$\overline{\text{E}}$				60	
		T, $\overline{\text{LOAD}}$, $\overline{\text{U/D}}$, D _A ~D _D	V _{CC} =5.25V, V _I =10V			0.1	mA
		$\overline{\text{E}}$				0.3	
I _{IL}	Low-level input current	T, $\overline{\text{LOAD}}$, $\overline{\text{U/D}}$, D _A ~D _D	V _{CC} =5.25V, V _I =0.4V			-0.4	mA
		$\overline{\text{E}}$				-1.2	
I _{OS}	Short-circuit output current (Note 2)		V _{CC} =5.25V, V _O =0V	-20		-100	mA
I _{CC}	Supply current		V _{CC} =5.25V (Note 3)		20	35	mA

* : All typical values are at V_{CC} = 5V, Ta = 25°C.

Note 2. All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3. I_{CC} is measured with all the inputs at 0V.

SWITCHING CHARACTERISTICS (V_{CC}=5V, Ta=25°C, unless otherwise noted)


Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
f _{max}	Maximum clock frequency			20	40		MHz
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{\text{LOAD}}$ to outputs Q _A , Q _B , Q _C , Q _D		C _L = 15pF (Note 4)		19	33	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input $\overline{\text{LOAD}}$ to outputs Q _A , Q _B , Q _C , Q _D				25	50	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from inputs D _A , D _B , D _C , D _D to outputs Q _A , Q _B , Q _C , Q _D				11	32	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from inputs D _A , D _B , D _C , D _D to outputs Q _A , Q _B , Q _C , Q _D				25	40	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input T to output $\overline{\text{RC}}$				11	20	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input T to output $\overline{\text{RC}}$				11	24	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input T to outputs Q _A , Q _B , Q _C , Q _D				12	24	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input T to outputs Q _A , Q _B , Q _C , Q _D				14	36	ns
t _{PLH}	Low-to-high-output, high-to-low-level output propagation time, from input T to output TC				20	42	ns
t _{PHL}	High-to-low-output, high-to-low-level output propagation time, from input T to output TC				24	52	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{\text{U/D}}$ to output $\overline{\text{RC}}$				22	45	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input $\overline{\text{U/D}}$ to output $\overline{\text{RC}}$				20	45	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{\text{U/D}}$ to output TC				15	33	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input $\overline{\text{U/D}}$ to output TC				15	33	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{\text{E}}$ to output $\overline{\text{RC}}$				10	33	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input $\overline{\text{E}}$ to output $\overline{\text{RC}}$				11	33	ns

TIMING REQUIREMENTS (V_{CC}=5V, Ta=25°C, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
t _{w(TL)}	Clock input T low pulse width			25	9		ns
t _{w(L$\overline{\text{LOAD}}$)}	Load $\overline{\text{LOAD}}$ pulse width			35	10		ns
t _r	Clock pulse rise time				2000	100	ns
t _{SU(D)}	Setup time D _A ~D _D to $\overline{\text{LOAD}}$			20	9		ns
t _{SU(EL)}	Setup time $\overline{\text{E}}$ low to T			40	24		ns
t _{h(D)}	Hold time D _A ~D _D to $\overline{\text{LOAD}}$			5	0		ns
t _{h(EL)}	Hold time $\overline{\text{E}}$ low to T			5	2		ns
t _{rec(L$\overline{\text{LOAD}}$)}	Recovery time $\overline{\text{LOAD}}$ to T			20	16		ns


SYNCHRONOUS PRESETTABLE UP/DOWN 4-BIT BINARY COUNTER WITH MODE CONTROL

Note 4: Measurement circuit




(1) The pulse generator (PG) has the following characteristics: PRR = 1MHz, $t_r = 6ns$, $t_f = 6ns$, $t_w = 500ns$, $V_p = 3V_{p-p}$, $Z_o = 50\Omega$.
(2) C_L includes probe and jig capacitance

TIMING DIAGRAM (Reference level = 1.3V)




Note 5. The shaded areas indicate when the input is permitted to change for predictable output performance. The shaded areas with the arrows indicate the direction of when the input is permitted to change.




APPLICATION EXAMPLES

(1) Asynchronous 2ⁿ counter




(2) Synchronous 2ⁿ counter




TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

