## 捷多邦,专业PCB打样工厂,24小时加急出货N74LVC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCAS279B - JANUARY 1993 - REVISED JULY 1995

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per Mil-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

## D, DB, OR PW PACKAGE (TOP VIEW)



#### description

This quadruple 2-input positive-NAND gate is designed for 2.7-V to 3.6-V  $V_{CC}$  operation. The SN74LVC00 performs the Boolean functions  $Y = \overline{A} \bullet \overline{B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


The SN74LVC00 is characterized for operation from -40°C to 85°C.


## FUNCTION TABLE (each gate)


INP	UTS	OUTPUT
Α	В	Υ
Н	Н	W. L
L	X	Н
X	L	Н

## logic symbol†

logic diagram, each gate (positive logic)







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FPICIS a trademark of Texas Instruments Incorporated



### SN74LVC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCAS279B - JANUARY 1993 - REVISED JULY 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	-0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, VO (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3):	D package 1.25 W
	DB or PW package 0.5 W
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage	Operating	2	3.6	V	
		Data retention only	1.5		V	
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
V <sub>I</sub> Input voltage		0	5.5	V		
۷o	Output voltage		0	VCC	V	
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		VCC = 3 V		-24	IIIA	
loL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
	Low-level output current	V <sub>CC</sub> = 3 V		24	IIIA	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



### SN74LVC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATE

SCAS279B - JANUARY 1993 - REVISED JULY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>cc</sub> †	MIN TYP‡	MAX	UNIT	
VOH	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	V <sub>CC</sub> -0.2			
	10.00	2.7 V	2.2		٧	
	IOH = - 12 mA	3 V	2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.2			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	MIN to MAX		0.2		
	I <sub>OL</sub> = 12 mA	2.7 V		0.4	V	
	I <sub>OL</sub> = 24 mA	3 V		0.55		
lį	V <sub>I</sub> = 5.5 V or GND	3.6 V		±5	μΑ	
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μΑ	
∆ICC	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500	μΑ	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	5		pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	Υ	1	6		7	ns
t <sub>sk(o)</sub> §				1		·	ns

<sup>§</sup> Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


## operating characteristics, $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per gate	C <sub>L</sub> = 50 pF,	f = 10 MHz	9.5	pF



<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated