

General Description

The AAT4684 OVPSwitch™ is a member of AnalogicTech's Application Specific Power MOSFET™ (ASPM™) product family. It is a P-channel MOSFET power switch with precise over-voltage protection control, designed to protect low-voltage systems against high-voltage faults up to +28V. If the input voltage exceeds the programmed over-voltage threshold, the P-channel MOSFET switch will be turned off to prevent damage to the output load circuits. The AAT4684 is available with an internally programmed over-voltage trip point or as an adjustable version programmed by two external resistors.

The AAT4684 also includes an under-voltage lock-out (UVLO) protection circuit, which will put the device into sleep mode at low input voltages only consuming < 1μA of current.

The AAT4684 is offered in a small Pb-free, 12-pin TSOPJW package and is specified for operation over the -40°C to +85°C ambient temperature range.


Features

- Over-Voltage Protection Up to +28V
- Fixed or Adjustable Over-Voltage Protection Threshold
- 3V Under-Voltage Lockout Threshold
- Fast OVP Response:
 - 1μs (Max) to Over-Voltage Transient
- Low Operation Quiescent Current
 - 30μA Typical
 - 1μA Max in Shutdown (Disabled)
- 100mΩ Typical (130mΩ max) $R_{DS(ON)}$ at 4.5V
- 1.8A Maximum Continuous Current
- Temperature Range: -40°C to 85°C
- Available in TSOPJW-12 Package

Applications

- Cell Phones
- Digital Still Cameras
- GPS
- MP3 Players
- Personal Data Assistants (PDAs)
- USB Hot Swap/Live Insertion Device

Typical Application (Adjustable Version)




Pin Descriptions


Pin #		Symbol	Function
Fixed	Adj.		
1, 2, 9, 11, 12	1, 2, 9, 12	N/C	Not connected.
3	3	$\overline{\text{FLT}}$	Over-voltage fault reporting output pin. /FLT goes low when input voltage exceeds the over-voltage threshold. An external pull up resistor to V_{IO} (6.5V max) should be added..
4	4	$\overline{\text{EN}}$	Enable pin, active low. An internal pull-down resistor is connected on this pin. Connect to Ground for normal operation. Connect to high (6.5V max) to shut down the device when it draws less than 1 μ A of current..
5, 6	5, 6	OUT	Output pin. Connect a 0.1 μ F~47 μ F capacitor from OUT to GND.
7, 8	7, 8	IN	Power input pin. Connect 1 μ F capacitor from IN to GND.
10	10	GND	Ground connection pin.
n/a	11	OVP	Over-voltage protection threshold input pin (Adjustable version only).

Pin Configuration

TSOPJW-12
Fixed Version
(Top View)



TSOPJW-12
Adjustable Version
(Top View)



Absolute Maximum Ratings¹

Symbol	Description	Value	Units
V_{IN}	IN to GND	-0.3 to 28	V
V_{OVP}	OVP to GND	-0.3 to 6.5	V
$V_{FLT}, V_{\overline{EN}}$	$\overline{FLT}, \overline{EN}$ to GND	-0.3 to 6.5	V
V_{OUT}	OUT to GND	$V_{IN} + 0.3$	V
I_{MAX}	Maximum Continuous Switch Current	1.8	A
T_J	Operating Junction Temperature Range	-40 to 150	°C

Thermal Characteristics

Symbol	Description	Value	Units
θ_{JA}	Maximum Thermal Resistance ²	160	°C/W
P_D	Maximum Power Dissipation ^{2, 3}	625	mW

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
2. Mounted on a FR4 board.
3. Derate 6.25mW/°C above 25°C.





Electrical Characteristics¹

$V_{IN} = 5V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$ unless otherwise noted. Typical values are at $T_A = 25^{\circ}C$.


Symbol	Description	Conditions	Min	Typ	Max	Units
V_{IN}	Normal Operation Voltage Range		3.0		14	V
I_Q	Operation Quiescent Current	$V_{IN} = 5V, \overline{EN} = 0V, I_{OUT} = 0$		30	50	μA
$I_{SD(OFF)}$	Shutdown Supply Current	$\overline{EN} = IN, V_{IN} = 5.5V, V_{OUT} = 0$			1	μA
V_{UVLO}	Under-Voltage Lockout Threshold	Rising Edge		3.0	3.3	V
V_{UVLO_HYS}	Under-Voltage Lockout Hysteresis			0.1		V
Adjustable						
V_{OVP_TH}	Over-Voltage Lockout Threshold, OVP Pin	Rising Edge	1.084	1.1	1.117	V
V_{OVP_HYS}	Over-Voltage Lockout Threshold Hysteresis, OVP Pin			20		mV
Fixed						
$V_{IN_OVP_TH}$	Input Over-Voltage Lockout Threshold, IN Pin	Rising Edge		6.5		V
$V_{IN_OVP_HYS}$	Input Over-Voltage Lockout Threshold Hysteresis, IN Pin			120		mV
MOSFET Switch						
$R_{DS(ON)}$	PMOS On-Resistance	$I_{OUT} = 1800mA, T_A = 25^{\circ}C$		100	130	$m\Omega$
$I_{D(OFF)}$	Switch Off-Leakage	$\overline{EN} = V_{IN}$			1	μA
Logic						
$V_{EN(L)}$	\overline{EN} Input Low Voltage				0.4	V
$V_{EN(H)}$	\overline{EN} Input High Voltage		1.6			V
I_{EN}	\overline{EN} Input Leakage	$V_{EN} = 5.5V$ or $0V$		0.5	2.0	μA
$\overline{FLT_OL}$	\overline{FLT} Output Voltage Low	$I_{FLT} = 1mA$			0.4	V
$\overline{FLT_IOL}$	\overline{FLT} Output Leakage Current				1	μA
T_{BLK_FLT}	\overline{FLT} Blanking Time	From De-assertion of OV	5	10	15	ms
T_{D_FLT}	\overline{FLT} Assertion Delay Time from Over-Voltage (OV)	From Assertion of OV		1		μs
T_{RESP_OV}	Over-Voltage Response Time	$V_{IN} = 5V, V_{OVP}$ Rise to 1.13V from 1.07V in 1ns		0.7		μs
T_{ON}	Turn On Delay Time	$V_{IN} = 5V; R_O = 10\Omega; C_O = 1\mu F$		10		ms
T_R	Turn On RiseTime	$V_{IN} = 5V; R_O = 10\Omega; C_O = 1\mu F$		1		ms
T_{OFF}	Turn Off Delay Time	$V_{IN} = 5V; R_O = 10\Omega; C_O = 1\mu F$		6		ms
T_F	Turn Off Fall Time	$V_{IN} = 5V; R_O = 10\Omega; C_O = 1\mu F$		20		μs

¹ The AAT4684 is guaranteed to meet performance specifications over the -40 to 85°C operating temperature range and is assured by design, characterization and correlation with statistical process controls.


Typical Characteristics



Switch Off Leakage Current vs. Supply Voltage




PMOS On-Resistance vs. Temperature




Typical Characteristics


FLT Blanking Time vs. Temperature




FLT Blanking Time
($V_{IN} = 5.0V$)




Undervoltage Lockout Threshold vs. Temperature



Over-Voltage Response Time vs. Temperature




Over-Voltage Lockout Threshold
(Adjustable Version) vs. Temperature




Typical Characteristics


$\overline{\text{EN}}$ Input High Voltage vs. Supply Voltage




$\overline{\text{EN}}$ Input Low Voltage vs. Supply Voltage




Turn Off Delay Time
($V_{\text{IN}} = 5.0\text{V}$, $R_{\text{O}} = 10\Omega$)



Turn On Delay Time
($V_{\text{IN}} = 5.0\text{V}$, $R_{\text{O}} = 10\Omega$)



Functional Block Diagram



Functional Description

The AAT4684 provides up to 28V over-voltage protection when powering low-voltage systems such as cell phones, MP3, and PDAs or when charging Lithium-Ion batteries from a badly regulated supply. The AAT4684 is inserted between the power supply or charger source and the load to be protected. The AAT4684 IC consists of a low resistance P channel MOSFET, under-voltage lockout protection, over-voltage monitor, fast shut-down circuitry and a fault output flag.

In normal operation the P channel MOSFET acts as a slew-rate controlled load switch, connecting and disconnecting the power supply from IN to OUT. A low resistance MOSFET is used as to minimize the voltage drop between the voltage source

and the load and to reduce the power dissipation. When the voltage on the input exceeds the over-voltage protection trip voltage (internally set or externally by a voltage divider to the OVP pin), the device immediately turns off the internal P-channel FET, disconnecting the load from the abnormal input and preventing damage to any downstream components. Simultaneously, the fault flag is raised alerting the system to a problem.

If an over-voltage condition is applied at the time of the device enable, then the switch will remain OFF.

Under-Voltage Lockout (UVLO)

The AAT4684 has a fixed 3.0V under-voltage lockout level (UVLO). When the input voltage is less than the UVLO level, the MOSFET is turned off. 100mV of hysteresis is included to ensure circuit stability.

Over-Voltage Protection

The AAT4684 adjustable version has a $1.1V \pm 1.5\%$ over-voltage trip threshold on the OVP pin. With a resistor divider on OVP pin from IN to GND, the over-voltage trip point can be adjusted anywhere within the input voltage range (see Table 1). Once the over-voltage trip level is triggered, the PMOS switch controller will shut off the PMOS in less than $1\mu s$.

The AAT4684 fixed version is also available where the resistor divider is internally integrated with the input voltage trip point at 6.5V. The fixed version of AAT4684 does not have a connection to the internal OVP circuitry and the pin #11 is designed to be not connected.

\overline{FLT} Output

The \overline{FLT} output is an active-low open-drain fault (OV) reporting output. A pull-up resistor should be connected from \overline{FLT} to the logic I/O voltage of the host system. \overline{FLT} will be asserted immediately if an over-voltage fault occurs (only about a $1\mu s$ inherited internal circuit delay). A 10ms blanking is applied to \overline{FLT} signal prior to de-assertion.

\overline{EN} Input

\overline{EN} is an active-low enable input. \overline{EN} is driven low, connected to ground, or left floating for normal device operation. Taking the \overline{EN} high turns off the MOSFET. In the case of an over-voltage or UVLO condition toggling the \overline{EN} will not override the fault condition and the switch will remain off.

Device Operation

On initial power-up, if $V_{IN} < UVLO$ or if $V_{OVP} > V_{OVP_TH}$ (1.1V), the PMOS is held off. If $UVLO < V_{IN}$, $V_{OVP} < V_{OVP_TH}$, and EN is low, the device enters startup after a 10ms internal delay.

Application Information

Over-Voltage Protection

The AAT4684 over-voltage protection circuit provides fast protection against transient voltage spikes and short duration spikes of high voltage from the power supply lines. AAT4684 can quickly disconnect the input supply from the load and not cause any damage to sensitive components

In portable product applications, if the user removes the battery pack during charging, this action can create large transients and a high voltage spike can occur which can damage other electronic devices in the product such as the battery charger. A hot plug of the AC/DC wall adapter into the AC outlet can create and release a voltage spike from the transformer. As a result, some sensitive devices within the product can be damaged. With the AAT4684 placed between the power lines and the sensitive devices, the voltage spike can be kept away and the input supply disconnected from other devices in $0.7\mu s$.

Figure 2 shows the response time of over-voltage protection from the test circuit (Figure 1). The input voltage is rapidly increased from 5V to 12V by a voltage surge or voltage spike. The voltage at the OVP pin is also increased until the trip point is triggered. At this point, the \overline{FLT} pin is pulled low and the output voltage starts to fall. Figure 3 shows a zoom-in scope capture of the OVP response time; the output is disconnected from the input in as little as 700ns.

Adjustable Version - Over-Voltage Protection Resistors

The over-voltage protection threshold is programmed with two resistors, R1 and R2. To limit the current going through the external resistor string while maintaining good noise immunity, use smaller resistor values, such as $10K\Omega$ for R2. Using a larger value will further reduce the system current, but will also increase the impedance of the OVP node, making it more sensitive to external noise and interference. A suggested value for R2 is $110K\Omega$. Table 1 summarizes resistor values for various over-voltage settings. Use 1% tolerance metal film resistors for programming the desired OVP setting.

R2 (K Ω)	R1 (K Ω)	V _{OVP} Setting (V)
110	487	6.0
110	536	6.5
110	787	9.0
110	1050	11.5
110	1300	14.0
110	1540	16.5
110	1780	19.0
110	2050	21.5
110	2320	24.0
110	2550	26.5

Table 1: Recommended OVP Setting for AAT4684 Adjustable Version¹.




Figure 1: Over-Voltage Protection Response Time Test Circuit.




Figure 2: Typical Over-Voltage Response Time.




Figure 3: Typical Over-Voltage Response Time [zoom in].

1. Minimum OVP voltage setting = 5V.

Input Capacitor

A 1 μ F or larger capacitor is typically recommended for C_{IN} . C_{IN} should be located as close to the device VIN pin as practically possible. Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for C_{IN} . There is no specific capacitor equivalent series resistance (ESR) requirement for C_{IN} . However, for higher current operation, ceramic capacitors are recommended for C_{IN} due to their inherent capability over tantalum capacitors to withstand input current surges from low impedance sources such as batteries in portable devices.

Capacitors are typically manufactured in different voltage ratings. 16V, 25V, and 50V are good for OVP applications. If the maximum possible surge voltage is known, select capacitors with a voltage rating at least 5V higher than the maximum possible surge voltage. Otherwise, 50V rated capacitors are generally good for most OVP applications to prevent any surge voltage.

Output Capacitor

In order to insure stability while current limit is active, a small output capacitance of approximately 1 μ F is required at the output. Likewise, with the output capacitor, there is no specific capacitor ESR requirement. If desired, C_{OUT} may be increased to accommodate any load transient condition.

FAULT Flag

A $\overline{\text{FAULT}}$ flag is provided to alert the system if the AAT4684's input voltage has passed the pre-programmed over-voltage trip point. Since the $\overline{\text{FAULT}}$ is open drain pin, it should be pulled up to input/output voltage rail and less than the maximum operating voltage of 6.5V.

Thermal Considerations and High Output Current Applications

The AAT4684 is designed to deliver a continuous output load current. The limiting characteristic for maximum safe operating output load current is package power dissipation. In order to obtain high operating currents, careful device layout and circuit oper-

ating conditions must be taken into account. The following discussions will assume the load switch is mounted on a printed circuit board utilizing the minimum recommended footprint as stated in the "Printed Circuit Board Layout Recommendations" section of this datasheet. At any given ambient temperature (T_A), the maximum package power dissipation can be determined by the following equation:

$$P_{D(\text{MAX})} = \frac{T_{J(\text{MAX})} - T_A}{\theta_{JA}}$$

Constants for the AAT4684 are maximum junction temperature ($T_{J(\text{MAX})} = 125^\circ\text{C}$) and package thermal resistance ($\theta_{JA} = 160^\circ\text{C/W}$). Worst-case conditions are calculated at the maximum operating temperature, $T_A = 85^\circ\text{C}$. Typical conditions are calculated under normal ambient conditions where $T_A = 25^\circ\text{C}$. At $T_A = 85^\circ\text{C}$, $P_{D(\text{MAX})} = 250\text{mW}$. At $T_A = 25^\circ\text{C}$, $P_{D(\text{MAX})} = 625\text{mW}$.

The maximum continuous output current for the AAT4684 is a function of the package power dissipation and the R_{DS} of the MOSFET at $T_{J(\text{MAX})}$. The maximum R_{DS} of the MOSFET at $T_{J(\text{MAX})}$ is calculated by increasing the maximum room temperature.


For maximum current, refer to the following equation:

$$I_{\text{OUT}(\text{MAX})} = \sqrt{\frac{P_{D(\text{MAX})}}{R_{DS}}}$$

Printed Circuit Board Layout Recommendations

For proper thermal management and to take advantage of the low $R_{DS(\text{ON})}$ of the AAT4684, certain circuit board layout rules should be followed: VIN and VOUT should be routed using wider than normal traces, and GND should be connected to a ground plane. To maximize package thermal dissipation and power handling capacity of the AAT4684 TSOPJW-12 package, the ground plane area connected to the ground pins should be made as large as possible. For best performance, C_{IN} and C_{OUT} should be placed close to the package pins. Refer to Figures 3 and 4.

Evaluation Board Schematic



Adjustable version	
R1 (k Ω)	VOVP_SETTING (V)
487	6.0
536	6.5
787	9.0
1050	11.5
1300	14.0
1780	19.0
2320	24.0

Input Cap, C1
 C1 1206 X7R 1 μ F 50V GRM31MR71H105KA88
 (C1 1206 X7R 2.2 μ F 50V GRM31CR71H225KA88L)
 (C1 1210 X7R 4.7 μ F 50V GRM32ER71H475KA88L)

Output Cap, C2
 for under 13V application, C2 0805 X7R 1 μ F 16V GRM21BR71C105KA01
 (for under 20V application, C2 0805 X7R 1 μ F 25V GRM219R71E105KA88)

For the fixed version, Open R1 and R2.

Figure 3: AAT4684 Evaluation Board Schematic.

Evaluation Board Layout




Figure 4: AAT4684 Evaluation Board Component Side Layout.




Figure 5: AAT4684 Evaluation Board Solder Side Layout.

Ordering Information


Package	OVP Trip Voltage	Marking	Part Number (Tape and Reel)
TSOPJW-12	Adjustable	YSXYY	AAT4684ITP-T1
TSOPJW-12	6.5V		AAT4684ITP-6.5-T1



All AnalogicTech products are offered in Pb-free packaging. The term “Pb-free” means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at <http://www.analogictech.com/pbfree>.

Package Information

TSOPJW-12



All dimensions in millimeters.

1. XYY = assembly and date code.
2. Sample stock is generally held on part numbers listed in **BOLD**.

© Advanced Analogic Technologies, Inc.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Advanced Analogic Technologies, Inc.
3230 Scott Boulevard, Santa Clara, CA 95054
Phone (408) 737-4600
Fax (408) 737-4611

