

DN74LS160A 74LS160A

Synchronous Decade Counters





Description

DN74LS160A is a settable synchronous decade counter with direct-coupled reset input.

Features

- Direct-coupled reset input and synchronous set input
- Carry output and enable input for cascade connection
- High-speed counting ($f_{max} = 32\text{MHz}$ typical)
- Wide operating temperature range ($T_a = -20$ to $+75^\circ\text{C}$)

Timing definition



Recommended operating conditions

| Parameter | Sym | Min | Typ | Max | Unit |
|-----------------------------|-----------------|----------|------|------|------------------|
| Supply voltage | V_{CC} | 4.75 | 5.00 | 5.25 | V |
| Output current | I_{OH} | | | -400 | μA |
| | I_{OL} | | | 8 | mA |
| Operating temperature range | T_{opr} | -20 | 25 | 75 | $^\circ\text{C}$ |
| Clock frequency | f_{clock} | 0 | | 25 | MHz |
| Clock pulse width | $t_w(CP)$ | 25 | | | ns |
| Reset pulse width | $t_w(Reset)$ | 20 | | | ns |
| Set-up time | Data A, B, C, D | t_{su} | 20 | | ns |
| | Enable P, T | | 20 | | ns |
| | Load | | 20 | | ns |
| Hold time | t_h | 0 | | | ns |

■ DC characteristics (Ta = -20 ~ +75°C)

| Parameter | | Sym | Test conditions | Min | Typ* | Max | Unit |
|--------------------------------|------------------------|------------------|---|-----|------|------|------|
| Input voltage | | V _{IH} | | 2.0 | | | V |
| | | V _{IL} | | | | 0.8 | V |
| Output voltage | | V _{OH} | V _{CC} = 4.75 V, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} = -400 μA | 2.7 | 3.4 | | V |
| | | V _{OL1} | V _{CC} = 4.75 V V _{IH} = 2 V | | 0.25 | 0.4 | V |
| | | V _{OL2} | V _{IL} = 0.8 V | | 0.35 | 0.5 | V |
| Input current | Data, Enable, P | I _{IH} | V _{CC} = 5.25 V V _I = 2.7 V | | | 20 | μA |
| | Load, Clock, Enable, T | | | | | 40 | μA |
| | Reset | | | | | 20 | μA |
| | Data, Enable, P | I _{IL} | V _{CC} = 5.25 V V _I = 0.4 V | | | -0.4 | mA |
| | Load, Clock, Enable, T | | | | | -0.8 | mA |
| | Reset | | | | | -0.4 | mA |
| | Data, Enable, P | I _I | V _{CC} = 5.25 V V _I = 7 V | | | 0.1 | A |
| | Load, Clock, Enable, T | | | | | 0.2 | mA |
| | Reset | | | | | 0.1 | mA |
| Output short circuit current** | I _{OS} | | V _{CC} = 5.25 V V _o = 0 V | -15 | | -100 | mA |
| Input clamp voltage | V _{IK} | | V _{CC} = 4.75 V I _I = -18 mA | | | -1.5 | V |
| Supply current*** | | I _{CCH} | V _{CC} = 5.25 V | | 18 | 31 | mA |
| | | I _{CCL} | V _{CC} = 5.25 V | | 19 | 32 | mA |

* When constant at V_{CC} = 5 V, Ta = 25°C.

** Only one output at a time short circuited to GND. Also, short circuit time to GND within 1 second.

*** I_{CCH} is measured first with all outputs open and all inputs at HIGH; next it is measured again under the same conditions except with the load inputs at LOW.


I_{CCL} is measured first with all outputs open and all inputs at LOW; next it is measured again under the same condition except with the clock inputs at LOW.

■ Switching characteristics (V_{CC} = 5 V, Ta = 25°C)

| Parameter | Sym | Inputs | Outputs | Test conditions | Min | Typ | Max | Unit |
|-------------------------|------------------|-----------------------|---------------------------------|---|-----|-----|-----|------|
| Maximum clock frequency | f _{max} | Clock | Q _A ~ Q _D | | 25 | 32 | | MHz |
| Propagation delay time | t _{PLH} | Clock | Ripple Carry | C _L = 15 pF R _L = 2 kΩ | | 20 | 35 | ns |
| | t _{PHL} | | | | | 18 | 35 | ns |
| | t _{PLH} | Clock (Load = "H") | Q _A ~ Q _D | | | 13 | 24 | ns |
| | t _{PHL} | | | | | 18 | 27 | ns |
| | t _{PLH} | Clock (Load = "L") | Q _A ~ Q _D | | | 13 | 24 | ns |
| | t _{PHL} | | | | | 18 | 27 | ns |
| | t _{PLH} | Enable T | Ripple Carry | | | 9 | 16 | ns |
| | t _{PHL} | | | | | 9 | 25 | ns |
| | t _{PHL} | Reset | Q _A ~ Q _D | | | 20 | 28 | ns |

※ Switching parameter measurement information

1. Measurement circuit



- Notes 1. C_L includes probe and tool floating capacitance.
2. Diodes are all MA161.

2. Table of measurement conditions


| Parameter | Inputs/Outputs | Inputs | | | | | | | | Outputs | | | | | |
|-----------|-------------------------|--------|------|--------|------|-------|------|------|------|---------|-------|-------|-------|-------|--------------|
| | | Reset | Load | Enable | | Clock | Data | | | | Q_A | Q_B | Q_C | Q_D | Ripple Carry |
| | | | | P | T | | A | B | C | D | | | | | |
| f_{max} | | 4.5V | 4.5V | 4.5V | 4.5V | IN | GND | GND | GND | GND | OUT | OUT | OUT | OUT | OUT |
| t_{PLH} | CP → Ripple Carry | 4.5V | 4.5V | 4.5V | 4.5V | IN | GND | GND | GND | GND | | | | | OUT |
| | CP → Q | 4.5V | 4.5V | 4.5V | 4.5V | IN | GND | GND | GND | GND | OUT | OUT | OUT | OUT | |
| t_{PHL} | CP → Q | 4.5V | GND | GND | GND | IN | IN* | IN* | IN* | IN* | OUT | OUT | OUT | OUT | |
| | Enable T → Ripple Carry | 4.5V | GND | 4.5V | IN | IN** | 4.5V | GND | GND | 4.5V | | | | | OUT |
| | Reset → Q | IN | GND | GND | GND | IN** | 4.5V | 4.5V | 4.5V | 4.5V | OUT | OUT | OUT | OUT | |

* Set to this state in accordance with measured output so that none of the various outputs, Q_A , Q_B , Q_C , and Q_D , exceeds HIGH, LOW, LOW, and HIGH, respectively.

** Applied for initialization.

3. Waveforms


Waveforms-1 f_{max} , t_{PLH} , t_{PHL} (Clock → Q, Ripple Carry)



Notes

- Input waveform: $t_r \leq 15ns$, $t_f \leq 5ns$, PRR = 1MHz, duty cycle = 50%.
- When measuring f_{max} , t_r and $t_f \leq 2.5ns$.
- t_n is the bit time when all outputs are LOW.


Waveforms-2 t_{PLH} , t_{PHL} (Clock \rightarrow Q)



Notes

1. Input waveform: $t_r \leq 15\text{ns}$, $t_f \leq 6\text{ns}$.
2. Clock input: PRR = 1MHz, duty cycle = 50%.
3. Data input: PRR = 500kHz, duty cycle = 50%.


Waveforms-3 t_{PLH} , t_{PHL} (Enable T \rightarrow Ripple Carry)



Notes

1. Input waveform: $t_r \leq 15\text{ns}$, $t_f \leq 6\text{ns}$, PRR=1MHz


Waveforms-4 t_{PHL} (Reset \rightarrow Q)



Notes

1. Input waveform: $t_r \leq 15\text{ns}$, $t_f \leq 6\text{ns}$

■ Timing chart



■ Logic diagram

