

BQ77216 Voltage and Temperature Protection for 3-Series to 16-Series Cell Li-Ion Batteries with Internal Delay Timer

1 Features

- 3-series cell to 16-series cell protection
- High-accuracy over voltage protection
 - ± 10 mV at 25°C
 - ± 20 mV from 0°C to 60°C
- Overvoltage protection options from 3.55 V to 5.1 V
- Undervoltage protection with options from 1.0 V to 3.5 V
- Open-wire connection detection
- Overtemperature protection
- Random cell connection
- Functional safety-capable
- Fixed internal delay timers
- Fixed detections thresholds
- Fixed output drive type for each of COUT and DOUT
 - Active high or active low
 - Active high drive to 6 V
 - Open drain with ability to be pulled up externally to VDD
- Low power consumption $I_{CC} \approx 1 \mu\text{A}$ ($V_{\text{CELL(ALL)}} < V_{\text{OV}}$)
- Low leakage current per cell input < 100 nA with open wire detection disabled
- Package footprint options:
 - Leadless 24-pin TSSOP with 0.65-mm lead pitch

2 Applications

- Protection for li-ion battery packs used in:
 - Handheld garden tools
 - Handheld power tools
 - Cordless vacuum cleaners
 - UPS battery backup
 - Light electric vehicles (eBike, eScooter, pedal assist bicycles)

3 Description

The BQ77216 family of products provides a range of voltage and temperature monitoring including overvoltage (OVP), undervoltage (UVP), open wire (OW), and overtemperature (OT) protection for li-ion battery pack systems. Each cell is monitored independently for overvoltage, undervoltage, and open-wire conditions. With the addition of an external NTC thermistor, the device can detect overtemperature conditions.


In the BQ77216 device, an internal delay timer is initiated upon detection of an overvoltage, undervoltage, open-wire, or overtemperature condition. Upon expiration of the delay timer, the respective output is triggered into its active state (either high or low, depending on the configuration).

The overvoltage triggers the COUT pin if a fault is detected, and undervoltage triggers the DOUT pin if a fault is detected. If an overtemperature or open-wire fault is detected, then both the DOUT and COUT will be triggered. For quicker production-line testing, the BQ77216 device provides a Customer Test Mode (CTM) with greatly reduced delay time.

Device Information Table

PART NUMBER	PACKAGE	BODY SIZE (NOM)
BQ7721600(1)	TSSOP (24)	4.40 mm x 7.80 mm (6.40 mm x 7.80 mm, including leads)

(1) Contact TI for more information.



Simplified Schematic

ADVANCE INFORMATION



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.

Table of Contents

1 Features	1	8.2 Functional Block Diagram.....	8
2 Applications	1	8.3 Feature Description.....	8
3 Description	1	8.4 Device Functional Modes.....	10
4 Revision History	2	9 Application and Implementation	12
5 Device Comparison Table	3	9.1 Application Information.....	12
6 Pin Configuration and Functions	3	9.2 Systems Example.....	14
24-Lead Pin Functions.....	3	10 Power Supply Recommendations	15
7 Specifications	4	11 Layout	16
7.1 Absolute Maximum Ratings.....	4	11.1 Layout Guidelines.....	16
7.2 ESD Ratings.....	4	11.2 Layout Example.....	16
7.3 Recommended Operating Conditions.....	4	12 Device and Documentation Support	17
7.4 Thermal Information.....	5	12.1 Trademarks.....	17
7.5 DC Characteristics.....	5	12.2 Electrostatic Discharge Caution.....	17
7.6 Timing Requirements.....	7	12.3 Glossary.....	17
8 Detailed Description	8	13 Mechanical, Packaging, and Orderable Information	17
8.1 Overview.....	8		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Date	Revision	Notes
August 2020	*	Advance Information

5 Device Comparison Table

T _A	Part Number	Package	Package Designator	OVP (V)	OV Hysteresis (V)	Output Delay	UVP (V)	UV Hysteresis (V)	OT (°C)	Output Drive	Tape and Reel
-40°C to 110°C	BQ7721600	24-Pin TSSOP	PW	4.325	0.100	1 s	2.25	0.100	70	Active Low	BQ7721600PWR
-40°C to 110°C	BQ7721602	24-Pin TSSOP	PW	4.325	0.100	1 s	2.25	0.100	70	Active High, 6-V Drive	BQ7721602PWR

6 Pin Configuration and Functions




Figure 6-1. PW Package 24-Pin

24-Lead Pin Functions

NO.	NAME	TYPE	DESCRIPTION
1	NC	—	Not electrically connected and can be left floating
2	VDD	P	Power supply
3	V16	I	Sense input for positive voltage of the sixteenth cell from the bottom of the stack
4	V15	I	Sense input for positive voltage of the fifteenth cell from the bottom of the stack
5	V14	I	Sense input for positive voltage of the fourteenth cell from the bottom of the stack
6	V13	I	Sense input for positive voltage of the thirteenth cell from the bottom of the stack
7	V12	I	Sense input for positive voltage of the twelfth cell from the bottom of the stack
8	V11	I	Sense input for positive voltage of the eleventh cell from the bottom of the stack
9	V10	I	Sense input for positive voltage of the tenth cell from the bottom of the stack
10	V9	I	Sense input for positive voltage of the ninth cell from the bottom of the stack
11	V8	I	Sense input for positive voltage of the eighth cell from the bottom of the stack
12	V7	I	Sense input for positive voltage of the seventh cell from the bottom of the stack
13	V6	I	Sense input for positive voltage of the sixth cell from the bottom of the stack
14	V5	I	Sense input for positive voltage of the fifth cell from the bottom of the stack
15	NC	—	Not electrically connected and can be left floating
16	NC	—	Not electrically connected and can be left floating
17	V4	I	Sense input for positive voltage of the fourth cell from the bottom of the stack
18	V3	I	Sense input for positive voltage of the third cell from the bottom of the stack
19	V2	I	Sense input for positive voltage of the second cell from the bottom of the stack
20	V1	I	Sense input for positive voltage of the lowest cell in the stack
21	VSS	P	Electrically connected to IC ground and negative terminal of the lowest cell in the stack
22	COUT	O	Output drive for overvoltage, open wire, and overtemperature. It can be left floating if not used.

NO.	NAME	TYPE	DESCRIPTION
23	DOUT	O	Output drive for undervoltage, open wire, and overtemperature. It can be left floating if not used.
24	TS	I	Temperature sensor input. If not used, connect directly to VSS.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range	VDD - VSS	-0.3	85	V
Input voltage range	Vn - VSS where n = 1 to 16	-0.3	85	V
	TS	-0.3	1.5	V
Output voltage range	COUT - VSS, DOUT - VSS	-0.3	85	V
Functional temperature, T _{FUNC}		-40	110	°C
Storage temperature, T _{STG}		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. [Following sentence optional; see the wiki.] Manufacturing with less than 500-V HBM is possible with the necessary precautions. [Following sentence optional; see the wiki.] Pins listed as ±WWW V and/or ±XXX V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. [Following sentence optional; see the wiki.] Manufacturing with less than 250-V CDM is possible with the necessary precautions. [Following sentence optional; see the wiki.] Pins listed as ±YYY V and/or ±ZZZ V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	5		75	V
V _{IN}	Input voltage range of Vn - Vn-1 where n = 2 to 16 and V1 - VSS	0		5	V
	TS	0		1.5	V
V _{CTM}	Customer Test Mode Entry V _{DD} > V16 + V _{CTM}	12		13	V
C _{TS}	Total capacitance on the TS Pin			200	pF
T _A	Ambient temperature	-40		85	°C
T _J	Junction temperature	-65		150	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DEVICE	UNIT
		PW (TSSOP)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	97.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	40.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	53.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.3	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	52.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	NA	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 DC Characteristics

Typical values stated where T_A = 25°C and VDD = 58 V, MIN/MAX values stated where T_A = -40°C to 85°C and VDD = 5 V to 75 V (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OVER VOLTAGE PROTECTION (OV)						
V _{OV}	OV Detection Range		3.55		5.1	V
V _{OV_STEP}	OV Detection Steps			25		mV
V _{OV_HYS}	OV Detection Hysteresis			V _{OV} - 100		mV
				V _{OV} - 200		mV
V _{OV_ACC}	OV Detection Accuracy	T _A = 25°C	-10		10	mV
	OV Detection Accuracy	0°C ≤ T _A ≤ 60°C	-20		20	mV
	OV Detection Accuracy	-40°C ≤ T _A ≤ 110°C	-50		50	mV
UNDER VOLTAGE PROTECTION (UV)						
V _{UV}	UV Detection Range		1.0		3.5	V
V _{UV_STEP}	UV Detection Steps			50		mV
V _{UV_HYS}	UV Detection Hysteresis			V _{UV} + 100		mV
				V _{UV} + 200		mV
V _{UV_ACC}	UV Detection Accuracy	T _A = 25°C	-20		20	mV
	UV Detection Accuracy	-40 ≤ T _A ≤ 110°C	-50		50	mV
V _{UV_MIN}	UV Detection Disabled Threshold	V _n - V _{n-1} where n = 2 to 16 and V1 - VSS	450	500	550	mV
OVER TEMPERATURE PROTECTION (OT)						
T _{OT}	OT Detection Range	Available options: 62°C, 65°C, 70°C, 75°C, 80°C, 83°C	62.0		83.0	°C
R _{OT_EXT}	OT Detection External Resistance			3000		Ω
				2570		
				2195		
				1915		
				1651		
R _{OT_ACC}	OT Detection External Resistance Accuracy		-2%		2%	

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{DD} = 58\text{ V}$, MIN/MAX values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{DD} = 5\text{ V}$ to 75 V (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{OT_HYS}	OT Detection Hysteresis			-10		°C
				4186		Ω
				3530		Ω
T _{OT_ACC} (1)	OT Detection Accuracy		-5		5	°C
R _{NTC}	Internal Pull Up Resistor	After TI Factory Trim	19.5	20	20.5	kΩ
OPEN WIRE PROTECTION (OW)						
V _{OW}	OW Detection Threshold ⁽¹⁾	V _n < V _{n-1} where n = 2 to 16		-200		mV
		V1 - VSS		200		mV
V _{OW_HYS}	OW Detection Hysteresis	V _n < V _{n-1} where n = 1 to 16		100		mV
V _{OW_ACC}	OW Detection Accuracy	T _A = 25°C	-12		12	mV
	OW Detection Accuracy	-40 °C ≤ T _A ≤ 110°C	-25		25	mV
SUPPLY AND LEAKAGE CURRENT						
I _{CC}	Supply Current	No fault detected.		1	2	μA
I _{IN}	Input Current at V _x Pins	V _n - V _{n-1} and V1 - VSS = 4V, where n = 2 to 16	-0.2		0.2	μA
		V _n - V _{n-1} and V1 - VSS = 4V, where n = 2 to 16	-0.1		0.1	μA
OUTPUT DRIVE, COUT and DOUT, CMOS ACTIVE HIGH VERSIONS ONLY						
V _{OUT_AH}	Output Drive Voltage for COUT and DOUT, Active High	V _n - V _{n-1} or V1 - VSS > V _{OV} , where n = 2 to 16, VDD = 58 V, I _{OH} = 100 μA measured into COUT, DOUT pin.	6			V
		VDD - V _{COUT} or V _{DOUT} , V _n - V _{n-1} or V1 - VSS > V _{OV} , where n = 2 to 16, I _{OH} = 10 μA measured into COUT, DOUT pin.	0	1	1.5	V
		VDD - V _{COUT} or V _{DOUT} , If 15 of 16 cells are short circuited and only one cell remains powered and > V _{OV} , VDD = V _x (cell voltage), I _{OH} = 100 μA,	0	1	1.5	V
		V _n - V _{n-1} and V1 - VSS < V _{OV} , where n = 2 to 16, VDD = 58 V, I _{OH} = 100 μA measured into pin		250	400	mV
R _{OUT_AH}	Internal Pull Up Resistor		80	100	120	kΩ
I _{OUT_AH_H}	OUT Source Current (during OV)	V _n - V _{n-1} or V1 - VSS > V _{OV} , where n = 2 to 16, VDD = 58 V, OUT = 0V. Measured out of COUT, DOUT pin			4.5	mA
I _{OUT_AH_L}	OUT Sink Current (no OV)	V _n - V _{n-1} and V1 - VSS < V _{OV} , where n = 2 to 16, VDD = 58 V, OUT = VDD. Measured into COUT, DOUT pin	0.3		3	mA
OUTPUT DRIVE, COUT and DOUT, NCH OPEN DRAIN ACTIVE LOW VERSIONS ONLY						
V _{OUT_AL}	Output Drive Voltage for COUT and DOUT, Active Low	V _n - V _{n-1} or V1 - VSS > V _{OV} , where n = 2 to 16, VDD = 58 V, I _{OH} = 100 μA measured into COUT, DOUT pin.		250	400	mV
I _{OUT_AL_L}	OUT Source Current (during OV)	V _n - V _{n-1} or V1 - VSS > V _{OV} , where n = 2 to 16, VDD = 58 V, OUT = VDD. Measured into COUT, DOUT pin.	0.3		3	mA
I _{OUT_AL_H}	OUT Sink Current (no OV)	V _n - V _{n-1} and V1 - VSS < V _{OV} , where n = 2 to 16, VDD = 58 V, OUT = VDD. Measured out of COUT, DOUT pin.			100	nA

(1) Open wire may not work properly if the cell voltage is below 2.8 V.

7.6 Timing Requirements

Typical values stated where $T_A = 25^\circ\text{C}$ and $V_{DD} = 58\text{ V}$, MIN/MAX values stated where $T_A = -40^\circ\text{C}$ to 85°C and $V_{DD} = 5\text{ V}$ to 85 V (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{OV_DELAY}	OV Delay Time			0.25		s
				0.5		s
				1		s
				2		s
				4		s
t _{UV_DELAY}	UV Delay Time			0.25		s
				0.5		s
				1		s
				2		s
t _{OT_DELAY}	OT Delay Time			4		s
t _{OW_DELAY}	OW Delay Time			4		s
t _{DELAY_ACC}	Delay Time Accuracy	For 0.25s, 0.5s, 1s delays	-128		128	ms
t _{DELAY_DR}	Delay time drift across operating temp	For all delays other than 0.25s, 0.5s, 1s delays	-10%		10%	
t _{CTM_DELAY}	Fault Detection Delay Time during Customer Test Mode	See Customer Test Mode.		100		ms


8 Detailed Description

8.1 Overview

The BQ77216 family of devices provides a range of voltage and temperature monitoring including overvoltage (OVP), undervoltage (UVP), open wire (OW), and overtemperature (OT) protection for li-ion battery pack systems. Each cell is monitored independently for overvoltage, undervoltage, and open-wire conditions. With the addition of an external NTC thermistor, the device can detect overtemperature conditions. An internal delay timer is initiated upon detection of an overvoltage, undervoltage, open-wire or overtemperature condition. Upon expiration of the delay timer, the respective output is triggered into its active state (either high or low depending on the configuration). The overvoltage triggers the COUT pin if a fault is detected, and undervoltage triggers the DOUT pin if a fault is detected. If an undertemperature, overtemperature or open-wire fault is detected, then both the DOUT and COUT are triggered.

For quicker production-line testing, the BQ77216 device provides a Customer Test Mode (CTM) with greatly reduced delay time.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Voltage Fault Detection

In the BQ77216 device, each cell is monitored independently. Overvoltage is detected by comparing the actual cell voltage to a protection voltage reference, V_{OV} . If any cell voltage exceeds the programmed OV value, a timer circuit is activated. When the timer expires, the COUT pin goes from inactive to active state. The timer is reset if the cell voltage falls below the recovery threshold ($V_{OV} - V_{OV_HYS}$). Undervoltage is detected by comparing the actual cell voltage to a protection voltage reference, V_{UV} . If any cell voltage falls below the programmed UV value, a timer circuit is activated. When the timer expires, the DOUT pin goes from inactive to active state. The timer is reset if the cell voltage rises below the recovery threshold ($V_{UV} + V_{UV_HYS}$).




Figure 8-1. Timing for Overvoltage Sensing




Figure 8-2. Timing for Undervoltage Sensing

8.3.2 Open Wire Fault Detection

In the BQ77216 device, each cell input is monitored independently to determine if the input is connected to a cell or not by applying a 50- μ A pull down current to ground that is activated for 128 μ s every 128 ms. If the device detects that $V_n < V_{n-1} - V_{OW}$ V, then a timer is activated. When the timer expires, the COULT and DOUT pins go from an inactive to active state. The timer is reset if the cell input rises above below the recovery threshold ($V_{OW} + V_{OW_HYS}$).

8.3.3 Temperature Fault Detection

In the BQ77216 device, the TS pin is ratiometrically monitored with an internal pull up resistance R_{NTC} . Overtemperature is detected by evaluating the TS input voltage to determine the external resistance falls below a protection resistance, R_{OT_EXT} . If the resistance falls below the programmed OT value, a timer circuit is activated. When the timer expires, the COULT and DOUT pins go from inactive to active state. The timer is reset if the resistance rises above the recovery threshold ($R_{OT} + R_{OT_HYS}$). If external capacitance is added to the TS pin, it needs to be within the spec limit shown in recommended operating conditions.

Note

Texas Instruments does not recommend adding an external capacitor to the TS pin. The capacitance on this pin will affect the TS measurement accuracy if greater than C_{TS} .

8.3.4 Oscillator Health Check

The device can detect if the internal oscillator slows down below the f_{OSC_FAULT} threshold. When this occurs then the COUT and DOUT go from inactive to active state. If the oscillator returns to normal then the fault recovers.

8.3.5 Sense Positive Input for Vx

This is an input to sense each single battery cell voltage. A series resistor and a capacitor across the cell for each input is required for noise filtering and stable voltage monitoring.

8.3.6 Output Drive, COUT and DOUT

These pins serve as the fault signal outputs, and may be ordered in either active HIGH with drive to 6V or active LOW options configured through internal OTP.

The COUT and DOUT will respond per the following table when a fault is detected, if the specific fault is enabled.

Table 8-1. Fault Detection vs COUT and DOUT Action

FAULT Detected	COUT	DOUT
Overvoltage	Active	Inactive
Undervoltage	Inactive	Active
Open Wire	Active	Active
Over Temperature	Active	Active
Oscillator Health	Active	Active

8.3.7 The LATCH Function

The device can be enabled to latch the fault signal, which effectively disables the recovery functions of all fault detections. The only way to recover from a fault state when the latch is enabled is a POR of the device.

8.3.8 Supply Input, VDD

This pin is the unregulated input power source for the IC. A series resistor is connected to limit the current, and a capacitor is connected to ground for noise filtering.

8.4 Device Functional Modes

8.4.1 NORMAL Mode

When COUT and DOUT are inactive (no fault detected) the device operates in NORMAL mode and device is monitoring for voltage, open wire and temperature faults.

The COUT and DOUT pins are inactive and if configured:

- Active high is low.
- Active low is being externally pulled up and is an open drain.

8.4.2 FAULT Mode

FAULT mode is entered if the COUT or DOUT pins are activated. The OUT pin will either pull high internally, if configured as active high, or will be pulled low internally, if configured as active low. When COUT and DOUT are deactivated the device returns to NORMAL mode.

8.4.3 Customer Test Mode

Customer Test Mode (CTM) helps to reduce test time for checking the delay timer parameter once the circuit is implemented in the battery pack. To enter CTM, VDD should be set to at least V_{CTM} higher than V16 (see [Figure 8-3](#)). The delay timer is greater than 10 ms, but considerably shorter than the timer delay in normal operation. To

exit Customer Test Mode, remove the VDD to a V16 voltage differential of 10 V so that the decrease in this value automatically causes an exit.

CAUTION

Avoid exceeding any Absolute Maximum Voltages on any pins when placing the part into Customer Test Mode. Also avoid exceeding Absolute Maximum Voltages for the individual cell voltages ($V_{Cn} - V_{Cn-1}$) and ($V1 - VSS$). Stressing the pins beyond the rated limits may cause permanent damage to the device.

Figure 8-3 shows the timing for the Customer Test Mode.




Figure 8-3. Timing for Customer Test Mode

ADVANCE INFORMATION

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

Changes to the ranges stated in [Table 9-1](#) will impact the accuracy of the cell measurements.




Figure 9-1. Application Configuration

9.1.1 Design Requirements

Changes to the ranges stated in [Table 9-1](#) will impact the accuracy of the cell measurements. [Figure 9-1](#) shows each external component.

Table 9-1. Parameters

PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter resistance	R_{IN}	900	1000	1100	Ω

Table 9-1. Parameters (continued)

PARAMETER	EXTERNAL COMPONENT	MIN	NOM	MAX	UNIT
Voltage monitor filter capacitance	C_{IN}	0.01		0.1	μF
Supply voltage filter resistance	R_{VD}	100	300	1K	Ω
Supply voltage filter capacitance	C_{VD}	0.05	0.1	1	μF
COUT and DOUT Open drain version pull-up resistance to PACK+		80	100	120	k Ω

Note

The device is calibrated using an R_{IN} value = 1 k Ω . Using a value other than this recommended value changes the accuracy of the cell voltage measurements and V_{OV} trigger level.

9.1.2 Detailed Design Procedure

Figure 9-2 shows the measurement for current consumption for the product for both VDD and V_x .




Figure 9-2. Configuration for IC Current Consumption Test

9.1.2.1 Cell Connection Sequence

The BQ77216 device can be connected to the array of cells in any order without damaging the device.

During cell attachment, the device could detect a fault if the cells are not connected within a fault detection delay period. If this occurs, then COUT and/or DOUT could transition from inactive to active. Both COUT and DOUT can be tied to VSS or VDD to prevent any change in output state during cell attach.

9.2 Systems Example

In this application example, the choice of a FUSE or FETs is required on the COUT and DOUT pins configured as an Active High drive to 6-V outputs.




Figure 9-3. 14-Series Cell Configuration with Active High 6-V Option

When pairing with BQ769x2 or BQ76940, the top cell must be used. For BQ77216 to drive the CHG and DSG FETs, the active high 6-V option is preferred. Its COUT and DOUT are controlling two NCH FETs to jointly control the CHG and DSG FETs with the monitor device.




Figure 9-4. BQ77216 with BQ76952

10 Power Supply Recommendations

The maximum power of this device is 85 V on VDD.

ADVANCE INFORMATION

11 Layout

11.1 Layout Guidelines

- Ensure the RC filters for the Vn and VDD pins are placed as close as possible to the target terminal.
- The VSS pin should be routed to the CELL– terminal.

11.2 Layout Example




Figure 11-1. Example Layout

12 Device and Documentation Support

12.1 Trademarks

All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.3 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ7721600PWR	PREVIEW	TSSOP	PW	24	2000	TBD	Call TI	Call TI	-40 to 85		
BQ7721602PWR	PREVIEW	TSSOP	PW	24	2000	TBD	Call TI	Call TI	-40 to 85		
PBQ7721600PWR	ACTIVE	TSSOP	PW	24	2000	TBD	Call TI	Call TI	-40 to 85		Samples
PBQ7721602PWR	ACTIVE	TSSOP	PW	24	2000	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated